RA8863
Preliminary Version 1.1
Dot Matrix LCD Controller
5.2 LCD Driver Interface
Pin Name
I/O
Description
FR
O
Frame
Latch
LP
O
Latch pulse for column driver. Shift clock pulse for Row Driver
Synchronous Data
CDATA
O
Synchronous Data for Row Driver.
Shift Clock Pulse
HSCP
HOD
O
O
Shift clock pulse for Column Driver in upper area of LCD.
Data Output
Data output for Odd Columns in upper area of LCD.
Data Output
SDSEL = High ꢁData output for even columns in both upper and lower
area of LCD.
ED
O
O
SDSEL = Low ꢁData output for columns in both upper and lower area of
LCD.
Display On
DSPON
Display On/Off control signal. When HALT or RST is Low, DSPON output
Low (LCD Display Off).
5.3 Memory Interface
Pin Name
A[15:0]
D[7:0]
I/O
O
Description
Address Output for External Memory
Data Bus for External Memory
I/O
Memory Chip Enable
MCE= Low ꢁMemory Enable.
MCE
O
O
MCE= High ꢁMemory Disable.
Memory Read/Write Control
MRW = Low ꢁMemory Write Enable.
MRW = High ꢁMemory Read Enable.
Memory Chip Enable 0
MRW
CE0
LOD
If DUAL = High ꢁChip enable pin for display memory in the address
range 0000~07FFh.
O
O
If DUAL = Low ꢁSerial data output for odd columns in lower area of LCD.
Memory Chip Enable 1
If DUAL = High ꢁChip enable pin for display memory in the address
range 0800~0FFFh.
CE1
LSCP
If DUAL = Low ꢁShift clock output for Column Driver in lower area of
LCD.
VDD
GND
P
P
Power
Ground
RAiO TECHNOLOGY INC.
www.raio.com.tw
4/6