FM25V05 - 512Kb SPI FRAM
/HOLD Timing
tHS
S
tHH
C
tHH
tHS
HOLD
Q
tHZ
tLZ
Power Cycle Timing
VDD min.
tPU
VDD
tVR
tVF
tPD
S
Power Cycle & Sleep Timing (TA = -40° C to + 85° C, VDD = 2.0V to 3.6V, unless otherwise specified)
Symbol Parameter
Min
50
Max
Units
Notes
1,2
1,2
tVR
tVF
VDD Rise Time
-
µ
µ
µ
µ
µ
s/V
s/V
VDD Fall Time
100
250
0
-
-
tPU
Power Up (VDD min) to First Access (/S low)
Last Access (/S high) to Power Down (VDD min)
Recovery Time from Sleep Mode
s
s
s
tPD
tREC
Notes
-
-
400
1. This parameter is characterized and not 100% tested.
2. Slope measured at any point on VDD waveform.
Rev. 2.0
May 2010
Page 14 of 16