21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74LPT16827
3.3V 20-BIT BUFFERS
Product Pin Configuration
1
OE
1
1
Y
1
1
Y
2
Product Pin Description
Pin Name
Description
Output Enable Inputs (Active LOW)
Data Inputs
3-State Outputs
1
2
3
4
5
6
7
8
9
10
11
56-Pin
12
V-56
13
A56
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
1
OE
2
1
A
1
1
A
2
xOEx
xAx
xYx
GND
1
Y
3
1
Y
4
GND
1
A
3
1
A
4
V
CC
1
Y
5
1
Y
6
1
Y
7
V
CC
1
A
5
1
A
6
1
A
7
Truth Table
(1)
Inputs
Outputs
xOE
1
L
L
H
X
1.
xOE
2
L
L
X
H
xAx
L
H
X
X
xYx
L
H
Z
Z
GND
1
Y
8
1
Y
9
1
Y
10
2
Y
1
2
Y
2
2
Y
3
GND
2
Y
4
2
Y
5
2
Y
6
V
CC
2
Y
7
2
Y
8
GND
2
Y
9
2
Y
10
2
OE
1
GND
1
A
8
1
A
9
1
A
10
2
A
1
2
A
2
2
A
3
GND
2
A
4
2
A
5
2
A
6
V
CC
2
A
7
2
A
8
GND
2
A
9
2
A
10
2
OE
2
H = High Voltage Level
L = Low Voltage Level
X = Don't Care
Z = High Impedance
Capacitance
(T
A
= 25°C, f = 1 MHz)
Parameters
(1)
C
IN
C
OUT
Description
Input Capacitance
Output Capacitance
Test Conditions
V
IN
= 0V
V
OUT
= 0V
Typ
4.5
5.5
Max.
6
8
Units
pF
pF
Note:
1. This parameter is determined by device characterization but is not production tested.
2
PS2075A 01/16/97