欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F065 参数 Datasheet PDF下载

C8051F065图片预览
型号: C8051F065
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用:
文件页数/大小: 328 页 / 2186 K
品牌: SILABS [ SILICON LABORATORIES ]
 浏览型号C8051F065的Datasheet PDF文件第2页浏览型号C8051F065的Datasheet PDF文件第3页浏览型号C8051F065的Datasheet PDF文件第4页浏览型号C8051F065的Datasheet PDF文件第5页浏览型号C8051F065的Datasheet PDF文件第6页浏览型号C8051F065的Datasheet PDF文件第7页浏览型号C8051F065的Datasheet PDF文件第8页浏览型号C8051F065的Datasheet PDF文件第9页  
C8051F060/1/2/3/4/5/6/7
Mixed Signal ISP Flash MCU Family
Analog Peripherals
-
Two 16-Bit SAR ADCs
16-bit resolution
±0.75 LSB INL, guaranteed no missing codes
Programmable throughput up to 1 Msps
Operate as two single-ended or one differential con-
-
-
verter
Direct memory access; data stored in RAM without
software overhead
Data-dependent windowed interrupt generator
Programmable throughput up to 200 ksps
8 external inputs, single-ended or differential
Built-in temperature sensor
Can synchronize outputs to timers for jitter-free wave-
form generation
Programmable hysteresis/response time
High Speed 8051
µC
Core
-
Pipelined instruction architecture; executes 70% of
-
-
Memory
-
4352 Bytes internal data RAM (4 k + 256)
-
64 kB (C8051F060/1/2/3/4/5), 32 kB (C8051F066/7)
-
Flash; In-system programmable in 512-byte sectors
External 64 kB data memory interface with multi-
plexed and non-multiplexed modes (C8051F060/2/
4/6)
instruction set in 1 or 2 system clocks
Up to 25 MIPS throughput with 25 MHz clock
Flexible Interrupt sources
10-bit SAR ADC (C8051F060/1/2/3)
-
Two 12-bit DACs (C8051F060/1/2/3)
Three Analog Comparators
Digital Peripherals
-
59 general purpose I/O pins (C8051F060/2/4/6)
-
24 general purpose I/O pins (C8051F061/3/5/7)
-
Bosch Controller Area Network (CAN 2.0B -
-
-
C8051F060/1/2/3)
Hardware SMBus™ (I2C™ Compatible), SPI™, and
two UART serial ports available concurrently
Programmable 16-bit counter/timer array with
6 capture/compare modules
5 general purpose 16-bit counter/timers
Dedicated watchdog timer; bi-directional reset pin
-
Voltage Reference
-
Precision VDD Monitor/Brown-Out Detector
On-Chip JTAG Debug & Boundary Scan
-
On-chip debug circuitry facilitates full-speed, non-
-
-
-
-
intrusive in-circuit/in-system debugging
Provides breakpoints, single-stepping, watchpoints,
stack monitor; inspect/modify memory and registers
Superior performance to emulation systems using
ICE-chips, target pods, and sockets
IEEE1149.1 compliant boundary scan
Complete development kit
-
-
Clock Sources
-
Internal calibrated precision oscillator: 24.5 MHz
-
External oscillator: Crystal, RC, C, or clock
Supply Voltage .......................... 2.7 to 3.6 V
-
Multiple power saving sleep and shutdown modes
100-Pin and 64-Pin TQFP Packages Available
Temperature Range: -40 to +85 °C
ANALOGPERIPHERALS
16-bit
1 Msps
ADC
16-bit
1 Msps
ADC
VREF
DIGITAL I/O
C8051F060/1/2/3
CROSSBAR
CAN 2.0B
Port 0
Port 1
Port 2
Port 3
External Memory
Interface
DMA
Interface
+
+ +
UART0
UART1
SMBus
SPI Bus
PCA
Timer 0
Timer 1
Timer 2
Timer 3
Timer 4
VOLTAGE
COMPARATOR
S
12-Bit
DAC
12-Bit
DAC
-
-
-
Port 4
Port 5
Port 6
Port 7
10-bit
200ksps
ADC
AMUX
TEMP
SENSOR
C8051F060/1/2/3Only
100 pin Only
HIGH-SPEED CONTROLLER CORE
8051 CPU
(25MIPS)
22
INTERRUPTS
64/32 kB
ISP FLASH
DEBUG
CIRCUITRY
4352 B
JTAG
SRAM
CLOCK
SANITY
CIRCUIT
CONTROL
Preliminary Rev. 1.2 7/04
Copyright © 2004 by Silicon Laboratories
C8051F060/1/2/3/4/5/6/7
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.