C8051F302
25 MIPS, 8 kB Flash, 8-Bit ADC, 11-Pin Mixed-Signal MCU
Analog Peripherals
8-Bit ADC
High-Speed 8051 µC Core
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
±1 LSB INL; no missing codes
Programmable throughput up to 500 ksps
Up to 8 external inputs; programmable as single-ended or differential
Programmable amplifier gain: 4, 2, 1, 0.5
V
REF
from external pin or V
DD
Internal or external start of conversion sources
Data-dependent windowed interrupt generator
Built-in temperature sensor (±3 °C)
Programmable hysteresis and response time
Configurable to generate interrupts or reset
Low current (0.4 µA)
Pipelined instruction architecture; executes 70% of instructions in 1 or 2
system clocks
Up to 25 MIPS throughput with 25 MHz clock
Expanded interrupt handler
256 bytes data RAM
8 kB Flash; in-system programmable in 512 byte sectors (512 bytes are
reserved)
8 port I/O; all are 5 V tolerant
Enhanced Hardware SMBus™ (I2C™ compatible) and UART serial
ports
Programmable 16-bit counter/timer array with three capture/compare
modules, WDT
3 general-purpose 16-bit counter/timers
Dedicated watchdog timer; bidirectional reset
Real-time clock mode using PCA or timer and external clock source
Internal oscillator: 20 MHz nominal
External oscillator: Crystal, RC, C, or Clock (1 or 2 Pin Modes)
Can switch between clock sources on-the-fly
11-pin MLP (Standard Lead and Lead-free packages)
Lead-free package: C8051F302-GM
Standard package: C8051F302
Memory
Comparator
Digital Peripherals
POR/Brown-Out Detector
On-Chip Debug
On-chip debug circuitry facilitates full speed, non-intrusive in-system
debug (no emulator required)
Provides breakpoints, single stepping, watchpoints
Inspect/modify memory, registers, and stack
Superior performance to emulation systems using ICE-chips, target
pods, and sockets
Typical operating current: 5.8 mA at 25 MHz
11 µA at 32 kHz
Typical stop mode current: <0.1 µA
Clock Sources
Supply Voltage: 2.7 to 3.6 V
Package
Ordering Part Numbers
Temperature Range: –40 to +85 °C
VDD
GND
Analog/Digital
Power
C2D
Debug HW
Reset
Brown-
Out
RST/C2CK
POR
8
0
5
1
Port 0
Latch
8 kB
FLASH
256 Byte
SRAM
UART
Timer 0,
1, 2 /
RTC
PCA/
WDT
SMBus
X
B
A
R
P
0
D
r
v
P0.0/VREF
P0.1
P0.2/XTAL1
P0.3/XTAL2
P0.4/TX
P0.5/RX
P0.6/CNVST
P0.7/C2D
XTAL1
XTAL2
External
Oscillator
Circuit
Internal
Oscillator
System Clock
C
o
SFR Bus
r
e
C2D
CP0
VDD
VREF
Temp
A
M
U
X
+
-
8-bit
500 ksps
ADC
PGA
AIN0-AIN7
Small Form Factor
Copyright © 2005 by Silicon Laboratories
4.8.2005
SILABS [ SILICON LABORATORIES ]
