C8051F360/1/2/3/4/5/6/7/8/9
12.1. Power-On Reset
During power-up, the device is held in a reset state and the RST pin is driven low until V
DD
settles above
V
RST
. A delay occurs before the device is released from reset; the delay decreases as the V
DD
ramp time
increases (V
DD
ramp time is defined as how fast V
DD
ramps from 0 V to V
RST
). Figure 12.2. plots the
power-on and V
DD
Monitor reset timing. For ramp times less than 1 ms, the power-on reset delay (T
PORDe-
lay
) is typically less than 0.3 ms.
Note:
The maximum V
DD
ramp time is 1 ms; slower ramp times may cause the device to be released from
reset before V
DD
reaches the V
RST
level.
On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic ‘1’. When PORSF
is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other
resets). Since all resets cause program execution to begin at the same location (0x0000) software can
read the PORSF flag to determine if a power-up was the cause of reset. The content of internal data mem-
ory should be assumed to be undefined after a power-on reset. The V
DD
Monitor is enabled following a
power-on reset.
volts
VDD
V
RST
2.70
2.55
2.0
1.0
VD
D
t
Logic HIGH
/RST
T
PORDelay
VDD
Monitor
Reset
Logic LOW
Power-On
Reset
Figure 12.2. Power-On and V
DD
Monitor Reset Timing
Rev. 1.0
129
SILABS [ SILICON LABORATORIES ]
