C8051F310 参数 Datasheet PDF下载

C8051F310/1/2/3/4/5/6/7

The Comparator output can be polled in software, used as an interrupt source, and/or routed to a Port pin.

When routed to a Port pin, the Comparator output is available asynchronous or synchronous to the system

clock; the asynchronous output is available even in STOP mode (with no system clock active). When dis-

abled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state,

and its supply current falls to less than 100 nA. See

for details on configuring Comparator outputs via the digital Crossbar. Comparator inputs can be

externally driven from –0.25 V to (V

DD

) + 0.25 V without damage or upset. The complete Comparator elec-

trical specifications are given in Table 7.1.

The Comparator response time may be configured in software via the CPTnMD registers (see SFR Defini-

See Table 7.1 for complete timing and current consumption specifications.

CP1EN

CP1OUT

CP1RIF

CP1FIF

CP1HYP1

CP1HYP0

CP1HYN1

CP1HYN0

CPT1CN

VDD

CPT1MX

CMX1N1

CMX1N0

CP1

Interrupt

CMX1P1

CMX1P0

P1.2

P1.6

P2.2

P2.6

CP1 +

CP1

Rising-edge

CP1

Falling-edge

Interrupt

Logic

+

D

SET

CP1

Q

D

SET

Q

-

P1.3

P1.7

P2.3

P2.7

CP1 -

GND

Reset

Decision

Tree

CP1RIE

CP1FIE

CL R

Q

CL R

Q

Crossbar

(SYNCHRONIZER)

CP1A

CPT1MD

CP1MD1

CP1MD0

Figure 7.2. Comparator1 Functional Block Diagram

70

Rev. 1.7