C8051F336/7/8/9
12.2. CIP-51 Register Descriptions
Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits
should not be set to logic 1. Future product versions may use these bits to implement new features in
which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descrip-
tions of the remaining SFRs are included in the sections of the datasheet associated with their correspond-
ing system function.
SFR Definition 12.1. DPL: Data Pointer Low Byte
Bit
7
6
5
4
3
2
1
0
Name
Type
Reset
DPL[7:0]
R/W
0
0
0
0
0
0
0
0
SFR Address = 0x82
Bit
Name
Function
7:0
DPL[7:0] Data Pointer Low.
The DPL register is the low byte of the 16-bit DPTR. DPTR is used to access indi-
rectly addressed Flash memory or XRAM.
SFR Definition 12.2. DPH: Data Pointer High Byte
Bit
7
6
5
4
3
2
1
0
Name
Type
Reset
DPH[7:0]
R/W
0
0
0
0
0
0
0
0
SFR Address = 0x83
Bit
Name
Function
7:0
DPH[7:0] Data Pointer High.
The DPH register is the high byte of the 16-bit DPTR. DPTR is used to access indi-
rectly addressed Flash memory or XRAM.
78
Rev. 0.2
SILICON [ SILICON ]
