欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F347-GQ 参数 Datasheet PDF下载

C8051F347-GQ图片预览
型号: C8051F347-GQ
PDF下载: 下载PDF文件 查看货源
内容描述: 全速USB闪存单片机系列 [Full Speed USB Flash MCU Family]
分类和应用: 闪存
文件页数/大小: 288 页 / 3090 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F347-GQ的Datasheet PDF文件第265页浏览型号C8051F347-GQ的Datasheet PDF文件第266页浏览型号C8051F347-GQ的Datasheet PDF文件第267页浏览型号C8051F347-GQ的Datasheet PDF文件第268页浏览型号C8051F347-GQ的Datasheet PDF文件第270页浏览型号C8051F347-GQ的Datasheet PDF文件第271页浏览型号C8051F347-GQ的Datasheet PDF文件第272页浏览型号C8051F347-GQ的Datasheet PDF文件第273页  
C8051F340/1/2/3/4/5/6/7  
22.2. Capture/Compare Modules  
Each module can be configured to operate independently in one of six operation modes: Edge-triggered  
Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit  
Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the  
CIP-51 system controller. These registers are used to exchange data with a module and configure the  
module's mode of operation.  
Table 22.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA capture/com-  
pare module’s operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's  
CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are rec-  
ognized. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1. See  
Figure 22.3 for details on the PCA interrupt configuration.  
Table 22.2. PCA0CPM Register Settings for PCA Capture/Compare Modules  
PWM16 ECOM CAPP CAPN MAT TOG PWM ECCF  
Operation Mode  
Capture triggered by positive edge on  
CEXn  
Capture triggered by negative edge on  
CEXn  
X
X
X
X
1
0
0
1
0
0
0
0
0
0
X
X
X
X
X
X
0
X
1
1
1
1
1
1
0
0
0
0
0
1
0
0
0
0
0
0
1
1
X
X
X
0
0
1
1
0
0
0
0
0
1
1
1
X
X
X
X
X
X
Capture triggered by transition on CEXn  
Software Timer  
High Speed Output  
Frequency Output  
8-Bit Pulse Width Modulator  
16-Bit Pulse Width Modulator  
1
X = Don’t Care  
(for n = 0 to 4)  
PCA0CPMn  
PCA0CN  
PCA0MD  
P
W
M
1
E C C M T  
C A A A O  
O P P T G  
M P N n n  
n n n  
P
W
M
n
E
C
C
F
n
C C C C C C C  
F R C C C C C  
F F F F F  
C WW C C C E  
I D D P P P C  
D T L S S S F  
L E C 2 1 0  
K
4 3 2 1 0  
6
n
0
1
PCA Counter/  
Timer Overflow  
ECCF0  
EPCA0  
EA  
0
1
PCA Module 0  
(CCF0)  
Interrupt  
Priority  
Decoder  
0
1
0
1
ECCF1  
ECCF2  
ECCF3  
ECCF4  
0
1
PCA Module 1  
(CCF1)  
0
1
PCA Module 2  
(CCF2)  
0
1
PCA Module 3  
(CCF3)  
0
1
PCA Module 4  
(CCF4)  
Figure 22.3. PCA Interrupt Block Diagram  
Rev. 1.0  
269