C8051F350/1/2/3
8 k ISP Flash MCU Family
Analog Peripherals
-
24 or 16-Bit ADC
•
•
•
•
•
•
No missing codes
0.0015% nonlinearity
Programmable conversion rates up to 1 ksps
8-Input multiplexer
1x to 128x PGA
Built-in temperature sensor
High Speed 8051 µC Core
-
Pipelined Instruction architecture; executes 70% of
-
-
Memory
-
768 Bytes (256 + 512) On-Chip RAM
-
8 kB Flash; In-system programmable in 512-byte
Sectors
instructions in 1 or 2 system clocks
Up to 50 MIPS throughput
Expanded interrupt handler
-
-
Two 8-Bit Current Output DACs
Comparator
• Programmable hysteresis and response time
• Configurable as interrupt or reset source
• Low current (0.4 µA)
On-chip Debug
-
On-chip debug circuitry facilitates full speed, non-
-
-
intrusive in-system debug (No emulator required)
Provides breakpoints, single stepping,
inspect/modify memory and registers
Superior performance to emulation systems using
ICE-Chips, target pods, and sockets
Low Cost,
Complete
Development Kit
Digital Peripherals
-
17 Port I/O; All 5 V tolerant with high sink current
-
Enhanced UART, SMBus™, and SPI™ Serial Ports
-
Four general purpose 16-bit counter/timers
-
16-bit programmable counter array (PCA) with three
-
capture/compare modules
Real time clock mode using PCA or timer and exter-
nal clock source
-
Supply Voltage 2.7 to 3.6 V
-
Typical operating current:
5.8 mA @ 25 MHz;
-
Typical stop mode current:
Temperature Range: –40 to +85 °C
11 µA @ 32 kHz
0.1 µA
Clock Sources
-
Internal Oscillator: 24.5 MHz with ± 2% accuracy
-
supports UART operation
External Oscillator: Crystal, RC, C, or clock
(1 or 2 pin modes)
Clock multiplier to achieve 50 MHz internal clock
Can switch between clock sources on-the-fly
-
-
28-Pin QFN or 32-Pin LQFP Package
-
5 x 5 mm PCB footprint with 28-QFN
CROSSBAR
ANALOG
PERIPHERALS
A
M
U
X
DIGITAL I/O
UART
SMBus
SPI
PCA
Timer 0
Timer 1
Timer 2
Timer 3
Port 0
24/16-bit
ADC
+
-
8-bit
IDAC
8-bit
IDAC
Port 1
P2.0
TEMP
SENSOR
VOLTAGE
COMPARATOR
24.5 MHz PRECISION INTERNAL OSCILLATOR
WITH CLOCK MULTIPLIER
HIGH-SPEED CONTROLLER CORE
8 kB
ISP FLASH
FLEXIBLE
INTERRUPTS
8051 CPU
(50 MIPS)
DEBUG
CIRCUITRY
768 B SRAM
POR
WDT
Rev. 1.1 5/07
Copyright © 2007 by Silicon Laboratories
C8051F35x
SILABS [ SILICON LABORATORIES ]
