欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1005 参数 Datasheet PDF下载

SI1005图片预览
型号: SI1005
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILABS [ SILICON LABORATORIES ]
 浏览型号SI1005的Datasheet PDF文件第113页浏览型号SI1005的Datasheet PDF文件第114页浏览型号SI1005的Datasheet PDF文件第115页浏览型号SI1005的Datasheet PDF文件第116页浏览型号SI1005的Datasheet PDF文件第118页浏览型号SI1005的Datasheet PDF文件第119页浏览型号SI1005的Datasheet PDF文件第120页浏览型号SI1005的Datasheet PDF文件第121页  
Si1000/1/2/3/4/5
SFR Definition 8.6. PSW: Program Status Word
Bit
Name
Type
Reset
7
CY
R/W
0
6
AC
R/W
0
5
F0
R/W
0
0
4
RS[1:0]
R/W
0
3
2
OV
R/W
0
1
F1
R/W
0
0
PARITY
R
0
SFR Page = All Pages; SFR Address = 0xD0; Bit-Addressable
Bit
Name
Function
7
CY
Carry Flag.
This bit is set when the last arithmetic operation resulted in a carry (addition) or a bor-
row (subtraction). It is cleared to logic 0 by all other arithmetic operations.
6
AC
Auxiliary Carry Flag.
This bit is set when the last arithmetic operation resulted in a carry into (addition) or a
borrow from (subtraction) the high order nibble. It is cleared to logic 0 by all other arith-
metic operations.
5
4:3
F0
RS[1:0]
User Flag 0.
This is a bit-addressable, general purpose flag for use under software control.
Register Bank Select.
These bits select which register bank is used during register accesses.
00: Bank 0, Addresses 0x00-0x07
01: Bank 1, Addresses 0x08-0x0F
10: Bank 2, Addresses 0x10-0x17
11: Bank 3, Addresses 0x18-0x1F
2
OV
Overflow Flag.
This bit is set to 1 under the following circumstances:
An ADD, ADDC, or SUBB instruction causes a sign-change overflow.
A MUL instruction results in an overflow (result is greater than 255).
A DIV instruction causes a divide-by-zero condition.
The OV bit is cleared to 0 by the ADD, ADDC, SUBB, MUL, and DIV instructions in all
other cases.
1
0
F1
PARITY
User Flag 1.
This is a bit-addressable, general purpose flag for use under software control.
Parity Flag.
This bit is set to logic 1 if the sum of the eight bits in the accumulator is odd and cleared
if the sum is even.
Rev. 1.0
117