欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI51210 参数 Datasheet PDF下载

SI51210图片预览
型号: SI51210
PDF下载: 下载PDF文件 查看货源
内容描述: 两个输出工厂可编程时钟发生器 [TWO OUTPUTS FACTORY PROGRAMMABLE CLOCK GENERATOR]
分类和应用: 时钟发生器输出元件
文件页数/大小: 12 页 / 150 K
品牌: SILABS [ SILICON LABORATORIES ]
 浏览型号SI51210的Datasheet PDF文件第2页浏览型号SI51210的Datasheet PDF文件第3页浏览型号SI51210的Datasheet PDF文件第4页浏览型号SI51210的Datasheet PDF文件第5页浏览型号SI51210的Datasheet PDF文件第6页浏览型号SI51210的Datasheet PDF文件第7页浏览型号SI51210的Datasheet PDF文件第8页浏览型号SI51210的Datasheet PDF文件第9页  
Si51210
T
WO
O
UTPUTS
F
ACTORY
P
ROGRAMMABLE
C
L O C K
G
ENERATOR
Features
Generates up to 2 CMOS clock
2.5 to 3.3 V voltage supply range
outputs from 3 to 200 MHz
0.25% to 1.0% spread spectrum
(center spread)
Accepts crystal or reference
clock input
Low cycle-cycle jitter

to 166 MHz reference clock input
Programmable output rise and
3

8 to 48 MHz crystal input
fall times
Programmable FSEL, SSEL,
Ultra small 6-pin TDFN package
SSON, PD, and OE input
(1.2 mm x 1.4 mm)
functions
Low power dissipation
Applications
Crystal/XO replacement
EMI reduction
Portable devices
Ordering Information:
See page 9.
Digital still camera
IP phone
Smart meter
Pin Assignments
Description
VDD
1
2
3
6
VSS
SSCLK2/REFCLK_D
FSEL/SSEL/SSON/
PD/OE1
SSCLK1/REFCLK
FSEL/SSEL/SSON/
OE2
The factory programmable Si51210 is industry’s lowest power, smallest
footprint and frequency flexible programmable clock generator targeting
low power, low cost and high volume consumer and embedded
applications. The device operates from a single crystal or an external
clock source and generates 1 to 2 outputs up to 200 MHz. They are
factory programmed to provide customized output frequencies, control
inputs and ac parameter tuning like output drive strength that are
optimized for customer board condition and application requirements.
XIN/CLKIN
XOUT
Si51210
5
4
Patents pending
Functional Block Diagram
XIN/
2
CLKIN
PLL with
Modulation
Control
XOUT 3
Programmable
Configuration
Register
Buffers,
Dividers,
and
Switch
Matrix
4 SSCLK1/
REFCLK/
0E2/FSEL/
SSEL/SS0N
VDD 1
VSS 6
V-REG
To Core
To Pin 4 and
Pin 5
5 SSCLK2/
REFCLK_D
0E1/FSEL/
SSEL/SS0N/PD
Preliminary Rev. 0.7 1/12
Copyright © 2012 by Silicon Laboratories
Si51210
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.