欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI570 参数 Datasheet PDF下载

SI570图片预览
型号: SI570
PDF下载: 下载PDF文件 查看货源
内容描述: ANY -RATE I2C可编程XO / VCXO [ANY-RATE I2C PROGRAMMABLE XO/VCXO]
分类和应用: 石英晶振压控振荡器
文件页数/大小: 26 页 / 316 K
品牌: SILABS [ SILICON LABORATORIES ]
 浏览型号SI570的Datasheet PDF文件第2页浏览型号SI570的Datasheet PDF文件第3页浏览型号SI570的Datasheet PDF文件第4页浏览型号SI570的Datasheet PDF文件第5页浏览型号SI570的Datasheet PDF文件第6页浏览型号SI570的Datasheet PDF文件第7页浏览型号SI570的Datasheet PDF文件第8页浏览型号SI570的Datasheet PDF文件第9页  
Si 5 7 0 / S i 5 7 1
P
R E L I M I N A R Y
D
A TA
S
H E E T
A
N Y
- R
A T E
I
2
C P
R O G R A M M A B L E
XO/VCXO
Features
Any-rate programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Ordering Information:
See page 21.
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are
user-programmable to any output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz with <1 ppb resolution. The device is programmed
via an I
2
C serial interface. Unlike traditional XO/VCXOs where a different
crystal is required for each output frequency, the Si57x uses one fixed-
frequency crystal and a DSPLL clock synthesis IC to provide any-rate
frequency operation. This IC-based approach allows the crystal resonator to
provide exceptional frequency stability and reliability. In addition, DSPLL
clock synthesis provides superior supply noise rejection, simplifying the task
of generating low-jitter clocks in noisy environments typically found in
communication systems.
Pin Assignments:
See page 20.
(Top View)
SDA
7
NC
1
2
3
8
SCL
6
5
4
V
DD
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
Fixed
Frequency
XO
Any-rate
10-1400 MHz
®
DSPLL Clock
Synthesis
V
C
SCL
1
2
3
8
SCL
6
5
4
V
DD
SDA
OE
GND
CLK–
CLK+
Si571 only
ADC
OE
V
C
GND
Si571
Si570/Si571
Rev. 0.3 6/07
Copyright © 2007 by Silicon Laboratories
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.