欢迎访问ic37.com |
会员登录 免费注册
发布采购

SiM3U156-B-GQ 参数 Datasheet PDF下载

SiM3U156-B-GQ图片预览
型号: SiM3U156-B-GQ
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能,低功耗, 32位Precision32â ?? ¢ [High-Performance, Low-Power, 32-Bit Precision32™]
分类和应用:
文件页数/大小: 94 页 / 860 K
品牌: SILABS [ SILICON LABORATORIES ]
 浏览型号SiM3U156-B-GQ的Datasheet PDF文件第68页浏览型号SiM3U156-B-GQ的Datasheet PDF文件第69页浏览型号SiM3U156-B-GQ的Datasheet PDF文件第70页浏览型号SiM3U156-B-GQ的Datasheet PDF文件第71页浏览型号SiM3U156-B-GQ的Datasheet PDF文件第73页浏览型号SiM3U156-B-GQ的Datasheet PDF文件第74页浏览型号SiM3U156-B-GQ的Datasheet PDF文件第75页浏览型号SiM3U156-B-GQ的Datasheet PDF文件第76页  
SiM3U1xx
6. Ordering Information
Si M3 U 1 4 4 – B – GM
Temperature Grade and Package Type
Revision
Pin Count – 4 (40 pin), 6 (64 pin), 7 (80 or 92 pin)
Memory Size – 3 (32 kB), 4 (64 kB), 5 (128 kB), 6 (256 kB)
Feature Set – varies by family
Family – U (USB), C (Core)
Core – M3 (Cortex M3)
Silicon Labs
Figure 6.1. SiM3U1xx Part Numbering
All devices in the SiM3U1xx family have the following features:

Core:
ARM Cortex-M3 with maximum operating frequency of 80 MHz.

Flash Program Memory:
32-256 kB, in-system programmable.

RAM:
8–32 kB SRAM, with 4 kB retention SRAM

I/O:
Up to 65 multifunction I/O pins, including high-drive and 5 V-tolerant pins.

Clock Sources:
Internal and external oscillator options.

16-Channel DMA Controller.

128/192/256-bit AES.

16/32-bit CRC.

Timers:
2 x 32-bit (4 x 16-bit).

Real-Time Clock.

Low-Power Timer.

PCA:
1 x 6 channels (Enhanced), 2 x 2 channels (Standard). PWM, capture, and clock generation
capabilites.

ADC:
2 x 12-bit 250 ksps (10-bit 1 Msps) SAR.

DAC:
2 x 10-bit IDAC.

Temperature Sensor.

Internal VREF.

16-channel Capacitive Sensing (CAPSENSE).

Comparator:
2 x low current.

Current to Voltage Converter (IVC).

USB:
Full or low-speed, crystalless operation using internal USB oscillator.
Buses:
2 x USART, 2 x UART, 3 x SPI, 2 x I2C, 1 x I
2
S.
The inclusion of some features varies across different members of the device family. The differences are detailed in

Serial
72
Preliminary Rev. 0.8