欢迎访问ic37.com |
会员登录 免费注册
发布采购

STK11C48-SF35 参数 Datasheet PDF下载

STK11C48-SF35图片预览
型号: STK11C48-SF35
PDF下载: 下载PDF文件 查看货源
内容描述: 2K ×8的nvSRAM QuantumTrap⑩ CMOS非易失性静态RAM [2K x 8 nvSRAM QuantumTrap⑩ CMOS Nonvolatile Static RAM]
分类和应用: 存储内存集成电路静态存储器光电二极管
文件页数/大小: 10 页 / 370 K
品牌: SIMTEK [ SIMTEK CORPORATION ]
 浏览型号STK11C48-SF35的Datasheet PDF文件第2页浏览型号STK11C48-SF35的Datasheet PDF文件第3页浏览型号STK11C48-SF35的Datasheet PDF文件第4页浏览型号STK11C48-SF35的Datasheet PDF文件第5页浏览型号STK11C48-SF35的Datasheet PDF文件第6页浏览型号STK11C48-SF35的Datasheet PDF文件第7页浏览型号STK11C48-SF35的Datasheet PDF文件第8页浏览型号STK11C48-SF35的Datasheet PDF文件第9页  
STK11C48
2K x 8 nvSRAM
QuantumTrap™
CMOS
Nonvolatile Static RAM
Obsolete - Not Recommend for new Designs
FEATURES
• 25ns, 35ns and 45ns Access Times
STORE
to Nonvolatile Elements Initiated by
Software
RECALL
to SRAM Initiated by Software or
Power Restore
• 10mA Typical I
CC
at 200ns Cycle Time
• Unlimited READ, WRITE and
RECALL
Cycles
• 1,000,000
STORE
Cycles to Nonvolatile Ele-
ments
• 100-Year Data Retention in Nonvolatile Ele-
ments
• Commercial and Industrial Temperatures
• 28-Pin 300 mil PDIP, 300 mil SOIC and
350 mil SOIC Packages
DESCRIPTION
The Simtek STK11C48 is a fast static
RAM
with a
nonvolatile element incorporated in each static
memory cell. The
SRAM
can be read and written an
unlimited number of times, while independent, non-
volatile data resides in the Nonvolatile Elements.
Data transfers from the
SRAM
to the Nonvolatile Ele-
ments (the
STORE
operation), or from Nonvolatile
Elements to
SRAM
(the
RECALL
operation), take
place using a software sequence. Transfers from the
Nonvolatile Elements to the
SRAM
(the
RECALL
operation) also take place automatically on restora-
tion of power.
BLOCK DIAGRAM
Quantum Trap
32 x 512
PIN CONFIGURATIONS
NC
NC
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
DQ
0
DQ
1
DQ
2
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
A
5
A
6
A
7
A
8
A
9
STORE
STATIC RAM
ARRAY
32 x 512
RECALL
STORE/
RECALL
CONTROL
SOFTWARE
DETECT
DQ
0
DQ
1
DQ
2
DQ
3
DQ
4
DQ
5
DQ
6
DQ
7
INPUT BUFFERS
COLUMN I/O
COLUMN DEC
A
0
- A
10
V
CC
W
NC
A
8
A
9
NC
G
A
10
E
DQ
7
DQ
6
DQ
5
DQ
4
DQ
3
ROW DECODER
28 - 300 PDIP
28 - 300 SOIC
28 - 350 SOIC
PIN NAMES
A
0
- A
10
W
Address Inputs
Write Enable
Data In/Out
Chip Enable
Output Enable
Power (+ 5V)
Ground
A
0
A
1
A
2
A
3
A
4
A
10
G
E
W
DQ
0
- DQ
7
E
G
V
CC
V
SS
March 2006
1
Document Control # ML0003 rev 0.2