STK14C88
PIN CONFIGURATIONS
V
CAP
A
14
A
12
A
7
A
6
A
5
A
4
A
3
NC
A
2
A
1
A
0
DQ
0
DQ
1
DQ
2
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
(TOP)
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
CC
HSB
V
CCx
A
12
A
14
V
Cap
HSB
A
7
W
A
13
A
8
A
9
A
11
G
NC
A
10
E
DQ
7
DQ
6
DQ
5
DQ
4
DQ
3
W
A
13
A
8
A
9
A
11
A
6
A
5
A
4
A
3
NC
A
2
A
1
A
0
DQ
0
(TOP)
G
NC
A
10
E
DQ
7
DQ
1
DQ
2
V
SS
DQ
3
DQ
4
32-Pin 450 mil LCC
32-Pin 300 mil SOIC
32-Pin 300 mil CDIP
PIN DESCRIPTIONS
Pin Name
A
14
-A
0
DQ
7
-DQ
0
E
W
G
V
CC
HSB
Input
I/O
Input
Input
Input
Power Supply
I/O
I/O
Description
Address: The 15 address inputs select one of 32,768 bytes in the nvSRAM array
Data: Bi-directional 8-bit data bus for accessing the nvSRAM
Chip Enable: The active low E input selects the device
Write Enable: The active low W enables data on the DQ pins to be written to the address
location latched by the falling edge of E
Output Enable: The active low G input enables the data output buffers during read cycles.
De-asserting G high caused the DQ pins to tri-state.
Power: 5.0V, +10%
Hardware Store Busy: When low this output indicates a Store is in progress. When pulled
low external to the chip, it will initiate a nonvolatile STORE operation. A weak pull up resistor
keeps this pin high if not connected. (Connection Optional).
AutoStore Capacitor: Supplies power to nvSRAM during power loss to store data from
SRAM to nonvolatile storage elements.
Ground
V
CAP
V
SS
Power Supply
Power Supply
Document Control #ML0014 Rev 2.0
Feb, 2008
2
DQ
5
DQ
6
SIMTEK [ SIMTEK CORPORATION ]
