欢迎访问ic37.com |
会员登录 免费注册
发布采购

SHF-0189 参数 Datasheet PDF下载

SHF-0189图片预览
型号: SHF-0189
PDF下载: 下载PDF文件 查看货源
内容描述: 0.05 - 6 GHz时, 0.5瓦的GaAs HFET [0.05 - 6 GHz, 0.5 Watt GaAs HFET]
分类和应用: 晶体晶体管开关
文件页数/大小: 4 页 / 100 K
品牌: SIRENZA [ SIRENZA MICRODEVICES ]
 浏览型号SHF-0189的Datasheet PDF文件第2页浏览型号SHF-0189的Datasheet PDF文件第3页浏览型号SHF-0189的Datasheet PDF文件第4页  
Product Description
Sirenza Microdevices’ SHF-0189 is a high performance AlGaAs/GaAs
Heterostructure FET (HFET) housed in a low-cost surface-mount plastic
package. The HFET technology improves breakdown voltage while minimiz-
ing Schottky leakage current resulting in higher PAE and improved linearity.
Output power at 1dB compression for the SHF-0189 is +27 dBm when
biased for Class AB operation at 8V,100mA. The +40 dBm third order
intercept makes it ideal for high dynamic range, high intercept point require-
ments. It is well suited for use in both analog and digital wireless communi-
cation infrastructure and subscriber equipment including 3G, cellular, PCS,
fixed wireless, and pager systems.
SHF-0189
SHF-0189Z
Pb
RoHS Compliant
&
Green
Package
0.05 - 6 GHz, 0.5 Watt
GaAs HFET
The matte tin finish on Sirenza’s lead-free package utilizes a post anneal-
ing process to mitigate tin whisker formation and is RoHS compliant per EU
Product Features
Directive 2002/95. This package is also manufactured with green molding
• Now available in Lead Free, RoHS
compounds that contain no antimony trioxide nor halogenated fire retar-
Compliant, & Green Packaging
dants.
Typical Gain Performance (8V,100mA)
35
30
25
20
15
10
5
0
-5
0
1
2
3
4
5
6
Frequency (GHz)
7
8
Gain, Gmax (dB)
Gmax
• High Linearity Performance at 1.96 GHz
+27 dBm P1dB
+40 dBm Output IP3
+16.5 dB Gain
• High Drain Efficiency
• See App Note AN-031 for circuit details
Gain
Applications
• Analog and Digital Wireless Systems
• 3G, Cellular, PCS
• Fixed Wireless, Pager Systems
S ym b o l
D e v ic e C h a r a c t e r is t ic s
( u n le s s o t h e r w is e n o t e d )
T e s t C o n d it io n s , 2 5 C
V
D S
= 8 V , I
D Q
= 1 0 0 m A
Test
F re q u e n c y
0 .9 0 G H z
1 .9 6 G H z
0 .9 0 G H z
1 .9 6 G H z
0 .9 0 G H z
1 .9 6 G H z
0 .9 0 G H z
1 .9 6 G H z
0 .9 0 G H z
1 .9 6 G H z
1 .9 6 G H z
U n its
M in
Typ
2 3 .3
2 0 .1
1 8 .4
1 4 .7
1 8 .6
1 6 .7
40
40
2 7 .2
2 7 .5
3 .2
294
198
-1 .9
-1 7
-2 2
80
-
-
-
M ax
G m ax
S
M a x i m u m A v a i la b le G a i n
In s e r t i o n G a i n
P o w e r G a in
[2 ]
[1 ]
Z
S
= Z
S
*, Z
L
= Z
L
*
Z
S
= Z
L
= 5 0 O hm s
A p p li c a t i o n C i r c u i t
[2 ]
dB
dB
dB m
dB m
dB m
dB
m A
m S
V
V
V
o
-
1 6 .6
-
2 0 .2
21
G a in
O IP 3
P 1dB
N F
I
D
g
V
B V
B V
S S
-
-
-
-
204
144
- 3 .0
-
-
-
-
-
-
-
-
-
-
384
252
-1 .0
-1 5
-1 7
-
8 .0
160
0 .8
O u t p u t T h i r d O r d e r In t e r c e p t P o i n t
O u tp u t 1 d B C o m p r e s s i o n P o i n t
N o is e F ig u re
S a tu r a te d D r a i n C u r r e n t
T r a n c o n d u c ta n c e
P i n c h - O f f V o lt a g e
[1 ]
[2 ]
A p p li c a t i o n C i r c u i t
A p p li c a t i o n C i r c u i t
A p p li c a t i o n C i r c u i t
V
V
V
D S
= V
= V
D S P
, V
, V
G S
= 0V
= - 0 .2 5 V
m
D S
D S P
G S
P
D S
= 2 . 0 V , I
D S
= 0 . 6 m A
G S
G a t e - S o u r c e B r e a k d o w n V o lt a g e
G a t e - D r a i n B r e a k d o w n V o lt a g e
T h e rm a l R e s i s ta n c e
O p e r a t i n g V o lt a g e
O p e r a tin g C u rr e n t
P o w e r D i s s i p a ti o n
[3 ]
[1 ]
[1 ]
I
G S
= 1 . 2 m A , d r a i n o p e n
I
G D
= 1 . 2 m A , V
G S
G D
= - 5 .0 V
R th
V
D S
ju n c t i o n - t o - le a d
d ra in -s o u rc e
d ra in -s o u rc e , q u ie s c e n t
C /W
V
m A
W
I
D Q
P
D IS S
[3 ]
[3 ]
[1] 100% tested - Insertion gain tested using a 50 ohm contact board (no matching circuitry) during final production test.
[2] Sample tested - Samples pulled from each wafer/package lot. Sample test specifications are based on statistical data from sample test measurements. The test fixture is an engineering application circuit board.
The application circuit was designed for the optimum combination of linearity, P1dB, and VSWR.
[3] Maximum recommended power dissipation is specified to maintain T
J
<150C at T
L
=85C. V
DS
* I
DQ
<0.8W is recommended for continuous reliable operation.
The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions.
Sirenza Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user’s own risk. Prices and specifications are subject to change without notice. No patent
rights or licenses to any of the circuits described herein are implied or granted to any third party. Sirenza Microdevices does not authorize or warrant any Sirenza Microdevices product for use in life-support devices and/or
systems. Copyright 2003 Sirenza Microdevices, Inc. All worldwide rights reserved.
303 S. Technology Court, Broomfield, CO 80021
Phone: (800) SMI-MMIC
http://www.sirenza.com
EDS-101240 Rev E
1