欢迎访问ic37.com |
会员登录 免费注册
发布采购

SL4043B 参数 Datasheet PDF下载

SL4043B图片预览
型号: SL4043B
PDF下载: 下载PDF文件 查看货源
内容描述: 四三态R / S锁存器 [Quad 3-State R/S Latch]
分类和应用: 锁存器
文件页数/大小: 6 页 / 47 K
品牌: SLS [ SYSTEM LOGIC SEMICONDUCTOR ]
 浏览型号SL4043B的Datasheet PDF文件第2页浏览型号SL4043B的Datasheet PDF文件第3页浏览型号SL4043B的Datasheet PDF文件第4页浏览型号SL4043B的Datasheet PDF文件第5页浏览型号SL4043B的Datasheet PDF文件第6页  
SL4043B
Quad 3-State R/S Latch
High-Voltage Silicon-Gate CMOS
The SL4043B types are quad cross-coupled 3-state CMOS NOR
latces. Each latch has a separate Q output and individual SET and
RESET inputs. The Q outputs are controlled by a common ENABLE
input. A logic “1” or high on the ENABLE input connects the latch
states to the Q outputs. A logic “0” or low on the ENABLE input
disconnects the latch states from the Q outputs, resulting in an open
circuit condition on the Q outputs. The open circuit feature allows
common busing of the outputs.
Operating Voltage Range: 3.0 to 18 V
Maximum input current of 1
µA
at 18 V over full package-
temperature range; 100 nA at 18 V and 25°C
Noise margin (over full package temperature range):
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
ORDERING INFORMATION
SL4043BN Plastic
SL4043BD SOIC
T
A
= -55° to 125° C for all packages
PIN ASSIGNMENT
LOGIC DIAGRAM
FUNCTION TABLE
Inputs
S
X
L
L
H
PIN 13 = NO CONNECTION
PIN 16=V
CC
PIN 8= GND
H
R
X
L
H
L
H
OE
L
H
H
H
H
Outputs
Q
High
Impedance
No change
L
H
H
X = don’t care
SLS
System Logic
Semiconductor