欢迎访问ic37.com |
会员登录 免费注册
发布采购

KBC1102 参数 Datasheet PDF下载

KBC1102图片预览
型号: KBC1102
PDF下载: 下载PDF文件 查看货源
内容描述: LEGACY免费手机KBC与SFI , ADC和DAC,具有SMSC SENTINELALERT [LEGACY FREE MOBILE KBC WITH SFI, ADC AND DAC WITH SMSC SENTINELALERT]
分类和应用: 手机
文件页数/大小: 5 页 / 590 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号KBC1102的Datasheet PDF文件第2页浏览型号KBC1102的Datasheet PDF文件第3页浏览型号KBC1102的Datasheet PDF文件第4页浏览型号KBC1102的Datasheet PDF文件第5页  
KBC1102
Legacy Free Mobile
KBC with SFI, ADC and
DAC with SMSC
SentinelAlert!
TM
PRODUCT FEATURES
3.3V Operation with 5V Tolerant Buffers
ACPI 1.0b/2.0 and PC99a/PC2001 Compliant
LPC Interface with Clock Run Support
— Serial IRQ Interface Compatible with Serialized
IRQ Support for PCI Systems
— 15 Direct IRQs
— ACPI SCI Interface
— nSMI
— Shadowed write only registers
LPC/Firmware Hub Host Flash Interface
— Single Byte FWH Memory Read and FWH
Memory Write Support
— FWH ID Support
— 16MB FWH Flash and Register Addressing,
128K Legacy BIOS Addressing
— Single Byte LPC Memory Read and LPC Memory
Write Support
Serial Peripheral Interface (SPI)
— Dual Ported Controller with Keeper Circuit
8 MByte Shared FlashROM Interface (SFI)
— 8051/Host CPU Hardware Arbitrated Interface
— 0.5 - 8MB - Host System BIOS & 8051 Keyboard
— 8051 64KB Code Space Accessible as Separate
32KB Pages in Flash
— Low-Power Flash Access Modes
— 8051-Programmable Flash Access Protection
– Read/Write/No-Access Protection
– Variable Bank Sizes
Host Flash Address Redirection for Recovery
Serial Flash Programming Interface
Two Power Planes
— Low Standby Current in Sleep Mode
— Main powered blocks power supplied by standby
power plane and controlled by power
management signals
3-Port ACPI Embedded Controller Interface
Configuration Register Set
— Compatible with ISA Plug-and-Play Standard
(Version 1.0a)
— Four Pin Selectable Addressing Options
— 8051-Programmable Base Address
SMSC KBC1102
Data Brief
High-Performance Embedded 8051 Keyboard and
System Controller
— Provides System Power Management
— System Watch Dog Timer (WDT)
— 8042 Style Host Interface Relocatable to 480
Different Base I/O Addresses
— Supports Interrupt and Polling Access
— Interrupt Accelerator
— 512 Bytes Data RAM
— 2 Kilobytes Scratch ROM/RAM
— On-Chip Memory-Mapped Control Registers
— Up to 18x8 Keyboard Scan Matrix
— Two 16 Bit Timer/Counters
— Eleven 8051 Interrupt Sources
— Thirty-Two 8-Bit, Host/8051 Mailbox Registers
— Thirty-six Maskable Hardware Wake-Up Events
— Fast GATEA20
— Fast CPU_RESET
— Multiple Clock Sources and Operating
Frequencies up to 32MHz
— IDLE and SLEEP Modes
— Low Power Fail-Safe Ring Oscillator ±10%
Accuracy
— Hibernation Timer with programmable wake-up
from 0.5ms to 128 minutes
— 8051-Driven 16550A UART
– 16-Byte Send/Receive FIFOs
– External Baud Clock Option
— Power-Fail Status Register
Battery Backed Resources
— 32KHz clock generator
— 1 Week Wakeup timer
Two 8584-Style SMBus Controllers
— 8051 Host Interface Logic Allows Master or Slave
Operation
— Controllers are Fully Operational on Standby
Power
— One Controller with one Port
PRODUCT PREVIEW
Revision 0.8 (10-19-05)