欢迎访问ic37.com |
会员登录 免费注册
发布采购

USB97C100 参数 Datasheet PDF下载

USB97C100图片预览
型号: USB97C100
PDF下载: 下载PDF文件 查看货源
内容描述: 多端点USB外设控制器 [Multi-Endpoint USB Peripheral Controller]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 64 页 / 435 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号USB97C100的Datasheet PDF文件第2页浏览型号USB97C100的Datasheet PDF文件第3页浏览型号USB97C100的Datasheet PDF文件第4页浏览型号USB97C100的Datasheet PDF文件第5页浏览型号USB97C100的Datasheet PDF文件第6页浏览型号USB97C100的Datasheet PDF文件第7页浏览型号USB97C100的Datasheet PDF文件第8页浏览型号USB97C100的Datasheet PDF文件第9页  
USB97C100
ADVANCE INFORMATION
Multi-Endpoint USB Peripheral Controller
FEATURES
High Performance USB Peripheral Controller
Engine
-
Integrated USB Transceiver
-
Serial Interface Engine (SIE)
-
8051 Microcontroller (MCU)
-
Patented Memory Management Unit (MMU)
-
4 Channel 8237 DMA Controller
(ISADMA)
-
4K Byte On Board USB Packet Buffer
-
Quasi-ISA Peripheral Interface
-
USB Bus Snooping Capabilities
-
GPIOs
Complete USB Specification 1.1 Compatibility
-
Isochronous, Bulk, Interrupt, and Control
Data Independently Configurable per
Endpoint
-
Dynamic Hardware Allocation of -Packet
Buffer for Virtual Endpoints
-
Multiple Virtual Endpoints (up to 16 TX, 16
RX Simultaneously)
-
Multiple Alternate Address Filters
-
Dynamic Endpoint Buffer Length
Allocation (0-1280 Byte Packets)
High Speed (12Mbps) Capability
MMU and SRAM Buffer Allow Buffer Optimization
and Maximum Utilization of USB Bandwidth
-
128 Byte Page Size
-
10 Pages Maximum per Packet
-
Up to 16 Deep Receive Packet Queue
-
Up to 5 Deep Transmit Packet Queue, per
Endpoint
-
Hardware Generated Packet Header
Records Each Packet Status Automatically
-
Simultaneous Arbitration Between MCU,
SIE, and ISA DMA Accesses
Extended Power Management
-
Standard 8051 "Stop Clock" Modes
-
Additional USB and ISA Suspend
Resume Events
-
Internal 8MHz Ring Oscillator for Immediate
Low Power Code Execution
-
24, 16, 12, 8, 4, and 2 MHz PLL Taps For on
the Fly MCU and DMA Clock Switching
-
Independent Clock/Power Management for
SIE, MMU, DMA and MCU
DMA Capability with ISA Memory
-
Four Independent Channels
-
Transfer Between Internal and External
Memory
-
Transfer Between I/O and Buffer Memory
-
External Bus Master Capable
External MCU Memory Interface
-
1M Byte Code and Data Storage via 16K
Windows
-
Flash, SRAM, or EPROM
-
Downloadable via USB, Serial Port, or ISA
Peripheral
Quasi-ISA Interface Allows Interface to New and
"Legacy" Peripheral Devices
-
1M ISA Memory Space via 4K MCU Window
-
64K ISA I/O Space via 256 Byte MCU
Window
-
4 External Interrupt Inputs
-
4 DMA Channels
-
Variable Cycle Timing
-
8 Bit Data Path
5V or
3.3v
Operation
On Board Crystal Driver Circuit
128 Pin QFP Package
ORDERING INFORMATION
Order Number: USB97C100QFP
128 Pin QFP Package
SMSC DS – USB97C100
Rev. 01/03/2001