欢迎访问ic37.com |
会员登录 免费注册
发布采购

CXK77B3610GB-7 参数 Datasheet PDF下载

CXK77B3610GB-7图片预览
型号: CXK77B3610GB-7
PDF下载: 下载PDF文件 查看货源
内容描述: 高速双CMOS同步静态RAM [High Speed Bi-CMOS Synchronous Static RAM]
分类和应用: 存储内存集成电路静态存储器信息通信管理时钟
文件页数/大小: 16 页 / 200 K
品牌: SONY [ SONY CORPORATION ]
 浏览型号CXK77B3610GB-7的Datasheet PDF文件第8页浏览型号CXK77B3610GB-7的Datasheet PDF文件第9页浏览型号CXK77B3610GB-7的Datasheet PDF文件第10页浏览型号CXK77B3610GB-7的Datasheet PDF文件第11页浏览型号CXK77B3610GB-7的Datasheet PDF文件第12页浏览型号CXK77B3610GB-7的Datasheet PDF文件第14页浏览型号CXK77B3610GB-7的Datasheet PDF文件第15页浏览型号CXK77B3610GB-7的Datasheet PDF文件第16页  
CXK77B3610GB
Test Mode Description
Fuctional Description
The CXK77B3610 provides JTAG boundary scan interface using IEEE std. 1149.1 protocol. The test mode is
intended to provided a mechanism for testing the interconnect between master (processor, controller, etc.),
SRAMs other components and print circuit board.
In conformance with IEEE std. 1149.1, the CXK77B3610 contains a TAP controller, Instruction register,
Boundary scan register and Bypass register.
Test Access Port (TAP)
4 pins as defined in Pin Description table are used to perform JTAG functions. TDI input pin is used to scan
test data serially into one of three registers (Instruction register, Boundary scan register and Bypass register).
TDO is output pin used to scan test data serially out. The TDI send the data into LSB of selected register and
the MSB of the selected register feeds the data to TDO. TMS input pin controls the state transition of 16 state
TAP controller as specified in IEEE std. 1149.1. Inputs on TDI, TMS are registered on the rising edge of TCK
clock and the output data on TDO is presented on the falling edge of TCK. TDO driver is in active state only
when TAP conroller is in Shift-IR state or in Shift-DR state.
TAP Controller
16 state controller is implemented as specified in IEEE std. 1149.1.
The controller enter reset state in one of three ways:
1. Power up
2. Apply logic 1 on TMS input pin on 5 consecutive TCK rising edges.
Instruction Resister (3 bits)
The JTAG Instruction resister is consisted of shift resister stage and parallel output latch. The register is 3 bits
wide and is encoded as follow:
Octal
0
1
2
3
4
5
6
7
MSB
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
LSB
0
1
0
1
0
1
0
1
Bypass
IDCODE. read device ID
Sample-Z. Sample Inputs and tri-state DQs
Bypass
Sample. Sample Inputs.
Private. Manufacturer use only.
Bypass
Bypass
Instruction
Bypass Register (1 bit)
The Bypass Register is one bit wide and is connected electrically between TDI and TDO and provides the
minimum length serial path between TDI and TDO.
– 13 –