CXL5506M/P
CMOS-CCD 1H Delay Line for PAL
Description
The CXL5506M/P are CMOS-CCD delay line ICs
that provide 1H delay time for PAL signals including
the external low-pass filter.
Features
•
Single 5V power supply
•
Low power consumption 95mW (Typ.)
•
Built-in peripheral circuits
Functions
•
1130-bit CCD register
•
Clock driver
•
Auto-bias circuit
•
Input clamp circuit
•
Sample-and-hold circuit
Structure
CMOS-CCD
CXL5506M
8 pin SOP (Plastic)
CXL5506P
8 pin DIP (Plastic)
Absolute Maximum Ratings
(Ta = 25°C)
•
Supply voltage
V
DD
6
V
•
Operating temperature Topr
–10 to +60
°C
•
Storage temperature Tstg
–55 to +150 °C
•
Allowable power dissipation
P
D
CXL5506M
350
mW
CXL5506P
480
mW
Recommended Operating Condition
(Ta = 25°C)
Supply voltage
V
DD
5 ± 5%
V
Recommended Clock Conditions
(Ta = 25°C)
•
Input clock amplitude V
CLK
0.3 to 1.0
Vp-p
(0.5Vp-p typ.)
•
Clock frequency
f
CLK
17.734475
MHz
•
Input clock waveform Sine wave
Blook Diagram and Pin Configuration
(Top View)
AB
V
DD
Input Signal Amplitude
V
SIG
575mVp-p (Max.) (at internal clamp condition)
VG1
CLK
5
Timing circuit
Clock driver
Bias circuit (A)
Output circuit
Bias circuit (B)
4
8
7
6
Auto-bias circuit
Bias circuit
CCD
(1130bit)
(S/H 1bit)
Clamp circuit
1
2
3
VG2
OUT
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by
any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the
operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
–1–
V
SS
IN
E90632B7X-PS
SONY [ SONY CORPORATION ]
