S29AL008D70TAI020 参数 Datasheet PDF下载

D a t a

S h e e t

AC Characteristics

tRC

Addresses

VA

tACC

CE#

tCH

OE#

tOEH

WE#

tOH

DQ7

Complement

Compleme

Tru

Valid Data

High

tDF

tCE

VA

VA

tOE

DQ0–DQ6

tBUS

RY/BY#

Status

Status

Tru

Valid Data

High

Note:

VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array

data read cycle.

Figure 19.

Data# Polling Timings (During Embedded Algorithms)

tRC

Addresses

VA

tACC

CE#

tCH

OE#

tOEH

WE#

tOH

DQ6/DQ2

tBUS

RY/BY#

High

Valid

(first read)

Valid

(second read)

Valid

(stops toggling)

Valid Data

tDF

tCE

VA

VA

VA

tOE

Note:

VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status

read cycle, and array data read cycle.

Figure 20.

Toggle Bit Timings (During Embedded Algorithms)

June 16, 2005 S29AL008D_00A3

S29AL008D

45