欢迎访问ic37.com |
会员登录 免费注册
发布采购

S29GL064N90TFI030 参数 Datasheet PDF下载

S29GL064N90TFI030图片预览
型号: S29GL064N90TFI030
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆, 32兆3.0伏只页面模式闪存设有110纳米的MirrorBit工艺技术 [64 Megabit, 32 Megabit 3.0-Volt only Page Mode Flash Memory Featuring 110 nm MirrorBit Process Technology]
分类和应用: 闪存
文件页数/大小: 79 页 / 3123 K
品牌: SPANSION [ SPANSION ]
 浏览型号S29GL064N90TFI030的Datasheet PDF文件第39页浏览型号S29GL064N90TFI030的Datasheet PDF文件第40页浏览型号S29GL064N90TFI030的Datasheet PDF文件第41页浏览型号S29GL064N90TFI030的Datasheet PDF文件第42页浏览型号S29GL064N90TFI030的Datasheet PDF文件第44页浏览型号S29GL064N90TFI030的Datasheet PDF文件第45页浏览型号S29GL064N90TFI030的Datasheet PDF文件第46页浏览型号S29GL064N90TFI030的Datasheet PDF文件第47页  
D a t a S h e e t  
Any bit in a word cannot be programmed from 0 back to a 1. Attempting to do so may cause the device to  
set DQ5=1, or cause DQ7 and DQ6 status bits to indicate the operation was successful. However, a  
succeeding read shows that the data is still 0. Only erase operations can convert a 0 to a 1.  
10.4.2  
Unlock Bypass Command Sequence  
The unlock bypass feature allows the system to program words to the device faster than using the standard  
program command sequence. The unlock bypass command sequence is initiated by first writing two unlock  
cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device then  
enters the unlock bypass mode. A two-cycle unlock bypass mode command sequence is all that is required to  
program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h;  
the second cycle contains the program address and data. Additional data is programmed in the same  
manner. This mode dispenses with the initial two unlock cycles required in the standard program command  
sequence, resulting in faster total programming time. Table 10.1 on page 51 and Table 10.3 on page 53  
show the requirements for the command sequence.  
During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are  
valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command  
sequence. The first cycle must contain the data 90h. The second cycle must contain the data 00h. The device  
then returns to the read mode.  
10.4.3  
Write Buffer Programming  
Write Buffer Programming allows the system write to a maximum of 16 words/32 bytes in one programming  
operation. This results in faster effective programming time than the standard programming algorithms. The  
Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed  
by a third write cycle containing the Write Buffer Load command written at the Sector Address in which  
programming occurs. The fourth cycle writes the sector address and the number of word locations, minus  
one, to be programmed. For example, if the system programs six unique address locations, then 05h should  
be written to the device. This tells the device how many write buffer addresses are loaded with data and  
therefore when to expect the Program Buffer to Flash command. The number of locations to program cannot  
exceed the size of the write buffer or the operation aborts.  
The fifth cycle writes the first address location and data to be programmed. The write-buffer-page is selected  
by address bits AMAX–A4. All subsequent address/data pairs must fall within the selected-write-buffer-page.  
The system then writes the remaining address/data pairs into the write buffer. Write buffer locations may be  
loaded in any order.  
The write-buffer-page address must be the same for all address/data pairs loaded into the write buffer. (This  
means Write Buffer Programming cannot be performed across multiple write-buffer pages.) This also means  
that Write Buffer Programming cannot be performed across multiple sectors. If the system attempts to load  
programming data outside of the selected write-buffer page, the operation aborts.  
Note that if a Write Buffer address location is loaded multiple times, the address/data pair counter is  
decremented for every data load operation. The host system must therefore account for loading a write-buffer  
location more than once. The counter decrements for each data load operation, not for each unique write-  
buffer-address location. Note also that if an address location is loaded more than once into the buffer, the  
final data loaded for that address is programmed.  
Once the specified number of write buffer locations are loaded, the system must then write the Program  
Buffer to Flash command at the sector address. Any other address and data combination aborts the Write  
Buffer Programming operation. The device then begins programming. Data polling should be used while  
monitoring the last address location loaded into the write buffer. DQ7, DQ6, DQ5, and DQ1 should be  
monitored to determine the device status during Write Buffer Programming.  
The write-buffer programming operation can be suspended using the standard program suspend/resume  
commands. Upon successful completion of the Write Buffer Programming operation, the device is ready to  
execute the next command.  
The Write Buffer Programming Sequence can be aborted in the following ways:  
„ Load a value that is greater than the page buffer size during the Number of Locations to Program step.  
„ Write to an address in a sector different than the one specified during the Write-Buffer-Load command.  
November 16, 2007 S29GL-N_01_09  
S29GL-N MirrorBit® Flash Family  
43