欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY2277APAC-7M 参数 Datasheet PDF下载

CY2277APAC-7M图片预览
型号: CY2277APAC-7M
PDF下载: 下载PDF文件 查看货源
内容描述: Pentium㈢ / II , 6X86 , K6时钟合成器/驱动器,用于桌面/移动PC与Intel㈢ 82430TX和2个DIMM或3 SO- DIMM内存模块 [Pentium㈢/II, 6x86, K6 Clock Synthesizer/Driver for Desktop/ Mobile PCs with Intel㈢ 82430TX and 2 DIMMs or 3 SO-DIMMs]
分类和应用: 晶体驱动器外围集成电路光电二极管PC时钟
文件页数/大小: 18 页 / 293 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY2277APAC-7M的Datasheet PDF文件第2页浏览型号CY2277APAC-7M的Datasheet PDF文件第3页浏览型号CY2277APAC-7M的Datasheet PDF文件第4页浏览型号CY2277APAC-7M的Datasheet PDF文件第5页浏览型号CY2277APAC-7M的Datasheet PDF文件第7页浏览型号CY2277APAC-7M的Datasheet PDF文件第8页浏览型号CY2277APAC-7M的Datasheet PDF文件第9页浏览型号CY2277APAC-7M的Datasheet PDF文件第10页  
CY2277A
Maximum Ratings
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Supply Voltage ..................................................–0.5 to +7.0V
Input Voltage ............................................ –0.5V to V
DD
+ 0.5
Storage Temperature (Non-Condensing) .... –65 C to +150 C
Junction Temperature............................................... +150 C
Package Power Dissipation.............................................. 1W
Static Discharge Voltage............................................ >2000V
(per MIL-STD-883, Method 3015, like V
DD
pins tied together)
Min.
3.135
2.375
2.375
3.135
2.375
2.375
3.135
0
–40
10
30, 20
20
14.318
0.05
Max.
3.465
2.9
2.625
3.465
2.9
2.625
3.465
70
85
20
30
45
14.318
50
Unit
V
V
Operating Conditions
[6]
Parameter
AV
DD
, V
DDQ3
V
DDCPU
Description
Analog and Digital Supply Voltage
2.5V CPU Supply Voltage (-1,-1M, -3, -7M)
2.5V CPU Supply Voltage (-12, -12M, -12I)
3.3V CPU Supply Voltage
2.5V IOAPIC Supply Voltage (-1,-1M, -3, -7M)
2.5V IOAPIC Supply Voltage (-12, -12M, -12I)
3.3V IOAPIC Supply Voltage
Operating Temperature, Commercial
Operating Temperature, Industrial
Max. Capacitive Load on
CPUCLK, USBCLK/IOCLK, REF1, IOAPIC
PCICLK, SDRAM
REF0
Reference Frequency, Oscillator Nominal Value
Power-up time for all VDD's to reach minimum specified voltage (power
ramps must be monotonic)
V
DDQ2
V
T
A
T
A
C
L
C
C
pF
f
(REF)
t
PU
MHz
ms
Electrical Characteristics (-1, -3, -12)
Parameter
V
IH
V
IL
V
ILiic
V
OH
V
OL
V
OH
Description
High-level Input Voltage
Low-level Input Voltage
Low-level Input Voltage
High-level Output
Voltage
[7]
Except Crystal Inputs
Except Crystal Inputs
SMBus inputs only
V
DDQ2
= V
DDCPU
= 2.375V
V
DDQ2
= V
DDCPU
= 2.375V
I
OH
= 18 mA CPUCLK
I
OH
= 18 mA IOAPIC
Low-level Output Voltage
[7]
I
OL
= 29 mA CPUCLK
I
OL
= 29 mA IOAPIC
High-level Output Voltage
[7]
V
DDQ3
, AV
DD
, V
DDCPU
= 3.135V
I
OH
= 32 mA CPUCLK
I
OH
= 36 mA SDRAM
I
OH
= 32 mA PCICLK
I
OH
= 26 mA USBCLK
I
OH
= 26 mA IOCLK
I
OH
= 36 mA REF0
I
OH
= 26 mA REF1
V
OL
Low-level Output Voltage
[7]
Test Conditions
Min. Max. Unit
2.0
0.8
0.7
2.0
0.4
2.4
V
V
V
V
V
V
V
DDQ3
, AV
DD
, V
DDCPU
= 3.135V
I
OL
= 24 mA CPUCLK
I
OL
= 29 mA SDRAM
I
OL
= 26 mA PCICLK
I
OL
= 21 mA USBCLK
I
OL
= 21 mA IOCLK
I
OL
= 29 mA REF0
I
OL
= 21 mA REF1
0.4V
V
Rev 1.0, November 25, 2006
Page 6 of 18