欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28158 参数 Datasheet PDF下载

CY28158图片预览
型号: CY28158
PDF下载: 下载PDF文件 查看货源
内容描述: 流传的ServerWorks芯片组频谱时序解决方案 [Spread Spectrum Timing Solution for Serverworks Chipset]
分类和应用:
文件页数/大小: 9 页 / 182 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28158的Datasheet PDF文件第2页浏览型号CY28158的Datasheet PDF文件第3页浏览型号CY28158的Datasheet PDF文件第4页浏览型号CY28158的Datasheet PDF文件第5页浏览型号CY28158的Datasheet PDF文件第6页浏览型号CY28158的Datasheet PDF文件第7页浏览型号CY28158的Datasheet PDF文件第8页浏览型号CY28158的Datasheet PDF文件第9页  
PRELIMINARY
CY28158
Spread Spectrum Timing Solution for Serverworks Chipset
Features
• Maximized EMI suppression using Cypress’s spread
spectrum technology
• Based on Industry Standard CK133 Pinout with all
outputs compliant to CK98 specifications
• 0.5% downspread outputs deliver up to 10dB lower EMI
• 6 skew-controlled copies of CPU output
• 6 copies of PCI output (synchronous w/CPU output)
• 2 copies of 66 MHz fixed frequency 3.3V clock
• 3 copies of 16.67 MHz IOAPIC clock, synchronous to
CPU clock
• 1 copy of 48 MHz USB output
• 2 copies of 14.31818 MHz reference clock
• Programmable to 133 or 100 MHz operation
• Power management control pins for clock stop and
shut down
• Available in 56-pin SSOP
Table 1. Pin Selectable Frequency
SEL133/100#
1
0
CPU0:5 (MHz)
133
100
PCI
33.3
33.3
Key Specifications
Supply Voltages: ......................................V
DD33
= 3.3V ± 5%
.................................................................V
DD25
= 2.5V ± 5%
CPU Output Jitter: ................................................... .<150 ps
CPU Output Skew:.................................................... <175 ps
CPU to 3V66 Output Offset:
CPU to IOAPIC Output Offset
0.0 to1.5 ns
(CPU leads)
1.5 to 4.0 ns (CPU leads)
CPU to PCI Output Offset ................. 0 to 4.0 ns (CPU leads)
Block Diagram
X1
X2
CPU_STOP#
Pin Configuration
XTAL
OSC
2
REF0:1
STOP
Clock
Logic
6
CPU0:5
SPREAD#
SEL0
SEL1
SEL133/100#
PLL 1
÷2/÷1.5
STOP
Clock
Logic
2
3V66_0:1
1
PCI_F
STOP
Clock
Logic
5
PCI1:5
PWRDWN#
PCI_STOP#
÷2
Power
Down
Logic
3
÷2
IOAPIC0:2
Tristate
Logic
GND_REF
REF0
REF1
VDD_REF
X1
X2
GND_PCI
GND_PCI
PCI_F
VDD_PCI
PCI1
PCI2
GND_PCI
PCI3
PCI4
VDD_PCI
VDD_PCI
PCI5
GND_PCI
GND_3V66
GND_3V66
VDD_3V66
VDD_3V66
GND_3V66
3V66_0
3V66_1
VDD_3V66
SEL133/100#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
VDD_IOAPIC
IOAPIC2
IOAPIC1
IOAPIC0
GND_IOAPIC
VDD_CPU
CPU5
CPU4
GND_CPU
VDD_CPU
CPU3
CPU2
GND_CPU
VDD_CPU
CPU1
CPU0
GND_CPU
VDDA
GNDA
PCI_STOP#
CPU_STOP#
PWR_DWN#
SPREAD#
SEL1
SEL0
VDD_48MHZ
48MHZ
GND_48MHZ
CY28158
PLL2
1
48MHz
Rev 1.0, November 20, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 9
www.SpectraLinear.com