欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28331 参数 Datasheet PDF下载

CY28331图片预览
型号: CY28331
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟发生器的AMD ™锤 [Clock Generator for AMD⑩ Hammer]
分类和应用: 时钟发生器
文件页数/大小: 16 页 / 179 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28331的Datasheet PDF文件第2页浏览型号CY28331的Datasheet PDF文件第3页浏览型号CY28331的Datasheet PDF文件第4页浏览型号CY28331的Datasheet PDF文件第5页浏览型号CY28331的Datasheet PDF文件第6页浏览型号CY28331的Datasheet PDF文件第7页浏览型号CY28331的Datasheet PDF文件第8页浏览型号CY28331的Datasheet PDF文件第9页  
CY28331
Clock Generator for AMD™ Hammer
Features
• Supports AMD™ Hammer CPU
• Two differential pairs of CPU clocks
• Eight low-skew/low-jitter PCI clocks
• One free-running PCI clock
• Four low-skew/low-jitter PCI/HyperTransport™ clocks
• One 48M output for USB
• One programmable 24M or 48M for FDC
• Three REF 14.318 MHz clocks
• Dial-a-Frequency programmability
• Lexmark Spread Spectrum for optimal electromagnetic
interference (EMI) reduction
• SMBus register-programmable options
• 5V-tolerance SCLK and SDATA lines
• 3.3V operation
• Power management control pins
• 48-pin SSOP package
0001
0010
0011
0100
0101
0110
0111
(default)
1000
1001
1010
1011
1100
1101
1110
1111
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
0/1
Table 1. Frequency Table (MHz)
[1]
FS
(3:0)
0000
PCI_HT
SEL
X
CPU
HT66
PCI
High-Z
(All outputs except XOUT are three-stated)
133.9
166.9
200.9
100.0
133.3
166.7
200.0
105.0
110.0
210.0
240.0
270.0
233.3
266.7
300.0
67.0/33.5
66.8/33.4
67.0/33.5
66.7/33.3
66.7/33.3
66.7/33.3
66.7/33.3
70.0/35.0
73.3/36.7
70.0/35.0
60.0/30.0
67.5/33.8
58.3/29.2
66.7/33.3
75.0/37.5
33.5
33.4
33.5
33.3
33.3
33.3
33.3
35.0
36.7
35.0
30.0
33.8
29.2
33.3
37.5
Block Diagram
XIN
XOUT
14.31818MHz
XTAL
REF(0:2)
Pin Configuration
/4
PLL1
USB
24_48MHz
/2
SEL#
SRESET#
FS(0:3)
PCISTOP#
SPREAD
PD#
SCLK
SDATA
PLL2
CPUT(0:1)
CPUC(0:1)
Control
Logic
/N
PCI33_F
*FS0/REF0
VDD
XIN
XOUT
VSS
PCI33HT66_0/*PCI33HT66SEL0#
PCI33HT66_1/*PCI33HT66SEL1#
PCI33_HT66_2
VDD
VSS
PCI33_HT66_3
PCI33_7
PCI33_0
PCI33_1
VSS
VDD
PCI33_2
PCI33_3
VDD
VSS
PCI33_4
PCI33_5
PCISel/PCI33_F
*PCI33_6/PCISTOP#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
*FS1/REF1
VSS
VDD
*FS2/REF2
SRESET#/PD#
VDDA
VSSA
CPUT0
CPUC0
VSS
VDD
CPUT1
CPUC1
VDD
VSS
VSSF
VDDF
**USB/FS3
VSS
VDD
24_48MHz/**SEL#
VSS
SDATA
SCLK
CY28331
STOP
PCI33_(0:7)
*100K Internal Pull-up
**100K Internal Pull-down
CNTL
PCI33_HT66_(0:3)
Note:
1. HCLK, 66 MHz, and 33 MHz are in phase and synchronous at power-up.
Rev 1.0, November 24, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 16
www.SpectraLinear.com