欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28339ZXC 参数 Datasheet PDF下载

CY28339ZXC图片预览
型号: CY28339ZXC
PDF下载: 下载PDF文件 查看货源
内容描述: 英特尔CK408手机时钟合成器 [Intel CK408 Mobile Clock Synthesizer]
分类和应用: 晶体外围集成电路光电二极管手机时钟
文件页数/大小: 17 页 / 160 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28339ZXC的Datasheet PDF文件第2页浏览型号CY28339ZXC的Datasheet PDF文件第3页浏览型号CY28339ZXC的Datasheet PDF文件第4页浏览型号CY28339ZXC的Datasheet PDF文件第5页浏览型号CY28339ZXC的Datasheet PDF文件第6页浏览型号CY28339ZXC的Datasheet PDF文件第7页浏览型号CY28339ZXC的Datasheet PDF文件第8页浏览型号CY28339ZXC的Datasheet PDF文件第9页  
CY28339
Intel CK408 Mobile Clock Synthesizer
Features
• Compliant with Intel
®
CK 408 rev 1.1 Mobile Clock
Synthesizer specifications
• 3.3V power supply
• Two differential CPU clocks
• Nine copies of PCI clocks
• Three copies configurable PCI free-running clocks
• Two 48 MHz clocks (USB, DOT)
• Five/six copies of 3V66 clocks
Table 1. Frequency Table
[1]
S2
1
1
0
0
M
S1
0
1
0
1
0
CPU (1:2)
100M
133M
100M
133M
TCLK/2
3V66
66M
66M
66M
66M
TCLK/4
66BUFF(0:2)/
3V66(0:4)
66IN
66IN
66M
66M
TCLK/4
66IN/3V66–5
66-MHz clock input
66-MHZ clock input
66M
66M
TCLK/4
PCIF, PCI
66IN/2
66IN/2
33 M
33 M
TCLK/8
REF
14.318M
14.318M
14.318M
14.318M
TCLK
USB/ DOT
48M
48M
48M
48M
TCLK/2
• One VCH clock
• One reference clock at 14.318 MHz
• SMBus support with read-back capabilities
• Ideal Lexmark profile Spread Spectrum electromag-
netic interference (EMI) reduction
• Dial-a-Frequency™ features
• Dial-a-dB™ features
• 48-pin TSSOP package
Block Diagram
X1
X2
Pin Configuration
VDD_REF
PWR
XTAL
OSC
REF
XIN
XOUT
GND_REF
VDD_CPU
CPUT1:2
CPUC1:2
VDD_PCI
PCIF
Stop
Clock
Control
Top View
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
VDD_REF
REF
S1
CPU_STOP#
VDD_CPU
CPUT1
CPUC1
GND_CPU
VDD_CPU
CPUT2
CPUC2
IREF
S2
USB_48MHz
DOT_48MHz
VDD_48 MHz
GND_48 MHz
3V66_1/VCH
PCI_STOP#
3V66_0
VDD_3V66
GND_3V66
SCLK
SDATA
PLL Ref Freq
PLL 1
S1:2
VTT_PWRGD##
CPU_STOP#
Gate
Divider
Network
PWR
Stop
Clock
Control
PCI7
PCI8
PCIF
GND_PCI
PCI0
PCI1
PCI2
VDD_PCI
PCI4
PCI5
PCI6
VDD_3V66
GND_3V66
66BUFF0/3V66_2
66BUFF1/3V66_3
66BUFF2/3V66_4
66IN/3V66_5
PD#
VDD_CORE
GND_CORE
VTT_PWRGD#
PWR
PCI0:2
PCI4:8
CY28339
37
36
35
34
33
32
31
30
29
28
27
26
25
PCI_STOP#
PD#
PWR
/2
VDD_3V66
3V66_0:1
PWR
3V66_2:4/
66BUFF0:2
3V66_5/ 66IN
PLL 2
VDD_48MHz
PWR
USB (48MHz)
DOT (48MHz)
VCH_CLK/ 3V66_1
SDATA
SCLK
SMBus
Logic
Note:
1. TCLK is a test clock driven on the XTAL_IN input during test mode. M = driven to a level between 1.0V and 1.8V. If the S2 pin is at a M level during power-up, a
0 state will be latched into the device’s internal state register.
Rev 1.0, November 25, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 17
www.SpectraLinear.com