欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28346ZCT 参数 Datasheet PDF下载

CY28346ZCT图片预览
型号: CY28346ZCT
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟合成器,差分CPU输出 [Clock Synthesizer with Differential CPU Outputs]
分类和应用: 晶体外围集成电路光电二极管时钟
文件页数/大小: 19 页 / 221 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28346ZCT的Datasheet PDF文件第2页浏览型号CY28346ZCT的Datasheet PDF文件第3页浏览型号CY28346ZCT的Datasheet PDF文件第4页浏览型号CY28346ZCT的Datasheet PDF文件第5页浏览型号CY28346ZCT的Datasheet PDF文件第6页浏览型号CY28346ZCT的Datasheet PDF文件第7页浏览型号CY28346ZCT的Datasheet PDF文件第8页浏览型号CY28346ZCT的Datasheet PDF文件第9页  
CY28346
Clock Synthesizer with Differential CPU Outputs
Features
• Compliant with Intel
®
CK 408 Mobile Clock Synthesizer
specifications
• 3.3V power supply
• Three differential CPU clocks
• Ten copies of PCI clocks
Table 1. Frequency Table
[1]
S2
1
1
1
1
0
0
0
0
M
M
S1
0
0
1
1
0
0
1
1
0
0
S0
0
1
0
1
0
1
0
1
0
1
CPU (0:2)
66M
100M
200M
133M
66M
100M
200M
133M
Hi-Z
TCLK/2
3V66
66M
66M
66M
66M
66M
66M
66M
66M
Hi-Z
TCLK/4
66BUFF(0:2)/
3V66(0:4)
66IN
66IN
66IN
66IN
66M
66M
66M
66M
Hi-Z
TCLK/4
66IN/3V66–5
66-MHz clock input
66-MHz clock input
66-MHz clock input
66-MHZ clock input
66M
66M
66M
66M
Hi-Z
TCLK/4
PCI_FPCI
66IN/2
66IN/2
66IN/2
66IN/2
33 M
33 M
33 M
33 M
Hi-Z
TCLK/8
REF
14.318M
14.318M
14.318M
14.318M
14.318M
14.318M
14.318M
14.318M
Hi-Z
TCLK
USB/
DOT
48M
48M
48M
48M
48M
48M
48M
48M
Hi-Z
TCLK/2
• 5/6 copies of 3V66 clocks
• SMBus support with read-back capabilities
• Spread Spectrum electromagnetic interference (EMI)
reduction
• Dial-a-Frequency™ features
• Dial-a-dB™ features
• 56-pin TSSOP and SSOP packages
Block Diagram
XIN
XOUT
PLL1
CPU_STP#
IREF
VSSIREF
S(0:2)
MULT0
VTT_PG#
PCI_STP#
PLL2
/2
Pin Configuration
REF
VDD
XIN
XOUT
VSS
PCIF0
PCIF1
PCIF2
VDD
VSS
PCI0
PCI1
PCI2
PCI3
VDD
VSS
PCI4
PCI5
PCI6
VDD
VSS
66B0/3V66_2
66B1/3V66_3
66B2/3V66_4
66IN/3V66_5
PD#
VDDA
VSSA
VTT_PG#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
REF
S1
S0
CPU_STP#
CPUT0
CPUC0
VDD
CPUT1
CPUC1
VSS
VDD
CPUT2
CPUC2
MULT0
IREF
VSSIREF
S2
48MUSB
48MDOT
VDD
VSS
3V66_1/VCH
PCI_STP#
3V66_0
VDD
VSS
SCLK
SDATA
CPUT(0:2)
CPUC(0:2)
3V66_0
3V66_1/VCH
PCI(0:6)
PCI_F(0:2)
48M USB
48M DOT
CY28346
PD#
SDATA
SCLK
VDDA
WD
Logic
I2C
Logic
66B[0:2]/3V66[2:4]
Power
Up Logic
66IN/3V66-5
Note:
1. TCLK is a test clock driven on the XTAL_IN input during test mode. M = driven to a level between 1.0V and 1.8V. If the S2 pin is at a M level during power-up, a
0 state will be latched into the device’s internal state register.
Rev 1.0, November 24, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 19
www.SpectraLinear.com