欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28400ZXC-2 参数 Datasheet PDF下载

CY28400ZXC-2图片预览
型号: CY28400ZXC-2
PDF下载: 下载PDF文件 查看货源
内容描述: 100 MHz差分缓冲器,用于PCI Express和SATA [100 MHz Differential Buffer for PCI Express and SATA]
分类和应用: 逻辑集成电路光电二极管驱动PC
文件页数/大小: 15 页 / 238 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28400ZXC-2的Datasheet PDF文件第2页浏览型号CY28400ZXC-2的Datasheet PDF文件第3页浏览型号CY28400ZXC-2的Datasheet PDF文件第4页浏览型号CY28400ZXC-2的Datasheet PDF文件第5页浏览型号CY28400ZXC-2的Datasheet PDF文件第6页浏览型号CY28400ZXC-2的Datasheet PDF文件第7页浏览型号CY28400ZXC-2的Datasheet PDF文件第8页浏览型号CY28400ZXC-2的Datasheet PDF文件第9页  
CY28400-2
100 MHz Differential Buffer for PCI Express and SATA
Features
• CK409 and CK410 companion buffer
• Four differential 0.7V clock output pairs
• OE_INV input for inverting OE, PWRDWN, and
SRC_STP active levels
• Individual OE controls
• Low CTC jitter (< 50 ps)
• Programmable bandwidth
• SRC_STP power management control
• SMBus Block/Byte/Word Read and Write support
• 3.3V operation
• PLL Bypass-configurable
• Divide by 2 programmable outputs
• 28-pin SSOP and TSSOP packages
Functional Description
The CY28400-2 is a differential buffer and serves as a
companion device to the CK409 or CK410 clock generator.
The device is capable of distributing the Serial Reference
Clock (SRC) in PCI Express and SATA implementations.
Block Diagram
Pin Configuration
OE_INV
OE_1, OE_6
SRC_STP
PWRDWN
DIFT1
Output
Control
DIFC1
DIFT2
SCLK
SDATA
SMBus
Controller
Output
Buffer
DIFC2
PLL/BYPASS#
SRCT_IN
SRCC_IN
DIFT5
DIFC5
VDD
SRCT_IN
SRCC_IN
VSS
VDD
DIFT1
DIFC1
OE_1
DIFT2
DIFC2
VDD
PLL/BYPASS#
SCLK
SDATA
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
VDD_A
VSS_A
IREF
OE_INV
VDD
DIFT6
DIFC6
0E_6
DIFT5
DIFC5
VDD
HIGH_BW#
SRC_STP
PWRDWN
DIV
HIGH_BW#
DIFT6
DIFC6
28 SSOP/TSSOP
CY28400-2
PLL
Rev 1.0, November 21, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 15
www.SpectraLinear.com