欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY28437ZXCT 参数 Datasheet PDF下载

CY28437ZXCT图片预览
型号: CY28437ZXCT
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟发生器为英特尔的Grantsdale芯片组 [Clock Generator for Intel Grantsdale Chipset]
分类和应用: 晶体时钟发生器外围集成电路光电二极管
文件页数/大小: 22 页 / 195 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY28437ZXCT的Datasheet PDF文件第2页浏览型号CY28437ZXCT的Datasheet PDF文件第3页浏览型号CY28437ZXCT的Datasheet PDF文件第4页浏览型号CY28437ZXCT的Datasheet PDF文件第5页浏览型号CY28437ZXCT的Datasheet PDF文件第6页浏览型号CY28437ZXCT的Datasheet PDF文件第7页浏览型号CY28437ZXCT的Datasheet PDF文件第8页浏览型号CY28437ZXCT的Datasheet PDF文件第9页  
PRELIMINARY
CY28437
Clock Generator for Intel Grantsdale Chipset
Features
Compliant to Intel CK410
• Supports Intel Prescott and Tejas CPU
• Selectable CPU frequencies
• Differential CPU clock pairs
• 100 MHz differential SRC clocks
• 96 MHz differential dot clock
• 48 MHz USB clocks
• 33 MHz PCI clock
• Dynamic Frequency Control
CPU
x2
SRC
x8
PCI
x8
REF
x2
DOT96
x1
USB
x2
Dial-A-Frequency
• Watchdog timer
• Two Independent Overclocking PLLs
• Low-voltage frequency select input
• I
2
C support with readback capabilities
• Ideal Lexmark Spread Spectrum profile for maximum
electromagnetic interference (EMI) reduction
• 3.3V power supply
• 56-pin SSOP and TSSOP packages
Block Diagram
Xin
Xout
Pin Configuration
VDD_RE
F
RE
F
14.318MHz
Crystal
PLL Reference
IREF
VDD_CPU
CPUT
CPUC
CPU
PLL
FS_[E:A]
Divider
VDD_SRC
SRCT
SRCC
SRC
PLL
Divider
VDD_SRC
SATA
PLL
Divider
SRCT4_SATA
SRCC4_SATA
VDD_48Mhz
FIX
PLL
Divider
DOT96T
DOT96C
VDD_48
VTTPWR_GD#/PD
USB48
VDD_PCI
PCI
VDD_PCI
VSS_PCI
DF2/PCI3
*FS_E/PCI4
PCI5
VSS_PCI
VDD_PCI
**DF_EN/PCIF0
**SRESET_EN/PCIF1
VTT_PWRGD#/PD
VDD_48
**FS_A/USB48_0
VSS_48
DOT96T
DOT96C
*FS_B/USB48_1
SRCT0
SRCC0
SRCT1
SRCC1
VDD_SRC
SRCT2
SRCC2
SRCT3
SRCC3
SRCT4_SATA
SRCC4_SATA
VDD_SRC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
PCI2/DF1
PCI1/DF0
PCI0/SRESET#
REF1/**FS_C
REF0/**FS_D
VSS_REF
XIN
XOUT
VDD_REF
SDATA
SCLK
VSS_CPU
CPUT0
CPUC0
VDD_CPU
CPUT1
CPUC1
IREF
VSSA
VDDA
SRCT7
SRCC7
VDD_SRC
SRCT6
SRCC6
SRCT5
SRCC5
VSS_SRC
DF_EN
DF[2:0]
VDD_PCI
* Indicates internal pull-up
** Indicates internal pull-down
CY28437
Dynamic
Frequency
Watchdog
Timer
PCIF
SDATA
SCLK
I2C
Logic
SRESET#
Rev 1.0, November 20, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 22
www.SpectraLinear.com