欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY2SSTV855ZXI 参数 Datasheet PDF下载

CY2SSTV855ZXI图片预览
型号: CY2SSTV855ZXI
PDF下载: 下载PDF文件 查看货源
内容描述: 差分时钟缓冲器/驱动器 [Differential Clock Buffer/Driver]
分类和应用: 驱动器时钟
文件页数/大小: 6 页 / 93 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY2SSTV855ZXI的Datasheet PDF文件第2页浏览型号CY2SSTV855ZXI的Datasheet PDF文件第3页浏览型号CY2SSTV855ZXI的Datasheet PDF文件第4页浏览型号CY2SSTV855ZXI的Datasheet PDF文件第5页浏览型号CY2SSTV855ZXI的Datasheet PDF文件第6页  
CY2SSTV855
Differential Clock Buffer/Driver
Features
• Phase-locked loop (PLL) clock distribution for Double
Data Rate Synchronous DRAM applications
• 1:5 differential outputs
• External feedback pins (FBINT, FBINC) are used to
synchronize the outputs to the clock input
• SSCG: Spread Aware™ for electromagnetic
interference (EMI) reduction
• 28-pin TSSOP package
• Conforms to JEDEC DDR specifications
Functional Description
The CY2SSTV855 is a high-performance, very-low-skew,
very-low-jitter zero-delay buffer that distributes a differential
clock input pair (SSTL_2) to four differential (SSTL_2) pairs of
clock outputs and one differential pair of feedback clock
outputs. In support of low power requirements, when
power-down is HIGH, the outputs switch in phase and
frequency with the input clock. When power-down is LOW, all
outputs are disabled to a high-impedance state and the PLL is
shut down.
The device supports a low-frequency power-down mode.
When the input is < 20 MHz, the PLL is disabled and the
outputs are put in the Hi-Z state. When the input frequency is
> 20 MHz, the PLL and outputs are enabled.
When AVDD is tied to ground, the PLL is turned off and
bypassed with the input reference clock gated to the outputs.
The Cypress CY2SSTV855 is Spread Aware and supports
tracking of Spread Spectrum clock inputs to reduce EMI
Block Diagram
Pin Configuration
YT0
YC0
PWRDWN
AVDD
Powerdown
and test
logic
YT1
YC1
GND
YC0
YT0
VDDQ
GND
CLKINT
CLKINC
VDDQ
AVDD
AGND
VDDQ
YT1
YC1
GND
YT2
YC2
CLKINT
CLKINC
FBINT
FBINC
PLL
YT3
YC3
FBOUTT
FBOUTC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
GND
YC3
YT3
VDDQ
PWRDWN
FBINT
FBINC
VDDQ
FBOUTC
FBOUTT
VDDQ
YT2
YC2
GND
28-pin TSSOP
CY2SSTV855
Rev 1.0, November 21, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 6
www.SpectraLinear.com