欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY2SSTV857ZI-32T 参数 Datasheet PDF下载

CY2SSTV857ZI-32T图片预览
型号: CY2SSTV857ZI-32T
PDF下载: 下载PDF文件 查看货源
内容描述: 差分时钟缓冲器/驱动器DDR400 / PC3200兼容 [Differential Clock Buffer/Driver DDR400/PC3200-Compliant]
分类和应用: 驱动器逻辑集成电路电视光电二极管双倍数据速率PC时钟
文件页数/大小: 8 页 / 109 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第2页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第3页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第4页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第5页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第6页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第7页浏览型号CY2SSTV857ZI-32T的Datasheet PDF文件第8页  
CY2SSTV857-32
Differential Clock Buffer/Driver DDR400/PC3200-Compliant
Features
• Operating frequency: 60 MHz to 230 MHz
• Supports 400 MHz DDR SDRAM
• 10 differential outputs from one differential input
• Spread-Spectrum-compatible
• Low jitter (cycle-to-cycle): < 75
• Very low skew: < 100 ps
• Power management control input
• High-impedance outputs when input clock < 20 MHz
• 2.6V operation
• Pin-compatible with CDC857-2 and -3
• 48-pin TSSOP and 40 QFN package
• Industrial temperature of –40°C to 85°C
• Conforms to JEDEC DDR specification
Description
The CY2SSTV857-32 is a high-performance, low-skew,
low-jitter zero-delay buffer designed to distribute differential
clocks in high-speed applications. The CY2SSTV857-32
generates ten differential pair clock outputs from one differ-
ential pair clock input. In addition, the CY2SSTV857-32
features differential feedback clock outpts and inputs. This
allows the CY2SSTV857-32 to be used as a zero delay buffer.
When used as a zero delay buffer in nested clock trees, the
CY2SSTV857-32 locks onto the input reference and translates
with near-zero delay to low-skew outputs.
Block Diagram
3
2
Pin Configuration
VS S
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VS S
Y5 #
Y5
VD D Q
Y6
Y6 #
VS S
VS S
Y7 #
Y7
VD D Q
PD#
FB IN
FB IN #
VD D Q
FB O U T #
FB O U T
VS S
Y8 #
Y8
VD D Q
Y9
Y9 #
VS S
PD
37
AVDD
16
Test and
Powerdown
Logic
5
6
10
9
20
19
22
23
46
47
44
43
Y0
Y0#
Y1
Y1#
Y2
Y2#
Y3
Y3#
Y4
Y4#
Y5
Y5#
Y6
Y6#
Y7
Y7#
Y8
Y8#
Y9
Y9#
FBOUT
FBOUT#
Y0 #
Y0
VD D Q
Y1
Y1 #
VS S
VS S
Y2 #
Y2
VD D Q
VD D Q
CLK
C LK#
VD D Q
AVD D
AVS S
VS S
Y3 #
Y3
VD D Q
Y4
Y4 #
VS S
CY2SSTV857-32
CLK
CLK#
FBIN
FBIN#
13
14
36
35
39
40
PLL
29
30
27
26
32
33
Rev 1.0, November 21, 2006
2200 Laurelwood Road, Santa Clara, CA 95054
Tel:(408) 855-0555
Fax:(408) 855-0550
Page 1 of 8
www.SpectraLinear.com