欢迎访问ic37.com |
会员登录 免费注册
发布采购

CYW256OXCT 参数 Datasheet PDF下载

CYW256OXCT图片预览
型号: CYW256OXCT
PDF下载: 下载PDF文件 查看货源
内容描述: 12输出缓冲器2和DDR 3 SRAM DIMMS [12 Output Buffer for 2 DDR and 3 SRAM DIMMS]
分类和应用: 逻辑集成电路静态存储器光电二极管驱动双倍数据速率
文件页数/大小: 7 页 / 141 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CYW256OXCT的Datasheet PDF文件第1页浏览型号CYW256OXCT的Datasheet PDF文件第2页浏览型号CYW256OXCT的Datasheet PDF文件第3页浏览型号CYW256OXCT的Datasheet PDF文件第4页浏览型号CYW256OXCT的Datasheet PDF文件第5页浏览型号CYW256OXCT的Datasheet PDF文件第7页  
W256
Figure 1
shows the differential clock directly terminated by a
120 resistor.
V
CC
V
C
C
Device
Under
Test
Out
)
)
60
VTR
R
T
=120
Out
60
VCP
Receiver
Figure 1. Differential Signal Using Direct Termination Resistor
Layout Example Single Voltage
+3.3V Supply or 2.5V Supply
FB
VDD
0.005 F
10 F
C2
G
G
C1
G
G
G
1
G
2
3
4
G
5
V
6
G
7
8
9
V
10
11
G
12
13
14
V
G
28
27
26
V
25
G
24
23
22
V
21
G
20
19
18
G
17
16
15
G
G
W256
@ 100 MHz)
C2 = 0.005 µF
G
FB = Dale ILB1206 – 300 (300
Cermaic Caps C1 = 10–22 µF
G = VIA to GND plane layer
V =VIA to respective supply plane layer
Note: Each supply plane or strip should have a
ferrite bead and capacitors
All bypass caps = 0.1 F ceramic
Rev 1.0, November 25, 2006
Page 6 of 7