欢迎访问ic37.com |
会员登录 免费注册
发布采购

SL2305SI-1H 参数 Datasheet PDF下载

SL2305SI-1H图片预览
型号: SL2305SI-1H
PDF下载: 下载PDF文件 查看货源
内容描述: 低抖动和偏斜10到140兆赫零延迟缓冲器( ZDB ) [Low Jitter and Skew 10 to 140 MHz Zero Delay Buffer (ZDB)]
分类和应用:
文件页数/大小: 11 页 / 168 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号SL2305SI-1H的Datasheet PDF文件第2页浏览型号SL2305SI-1H的Datasheet PDF文件第3页浏览型号SL2305SI-1H的Datasheet PDF文件第4页浏览型号SL2305SI-1H的Datasheet PDF文件第5页浏览型号SL2305SI-1H的Datasheet PDF文件第6页浏览型号SL2305SI-1H的Datasheet PDF文件第7页浏览型号SL2305SI-1H的Datasheet PDF文件第8页浏览型号SL2305SI-1H的Datasheet PDF文件第9页  
SL2305
Low Jitter and Skew 10 to 140 MHz Zero Delay Buffer (ZDB)
Key Features
10 to 140 MHz operating frequency range
Low output clock jitter:
45 ps-typ cycle-to-cycle jitter
Low output-to-output skew: 50 ps-typ
Low product-to-product skew: 125 ps-typ
3.3 V power supply range
Low power dissipation:
26 mA-max at 66 MHz
42 mA-max at 140 MHz
One input drives 5 outputs organized as 4+1
SpreadThru™ PLL that allows use of SSCG
Standard and High-Drive options
Available in 8-pin SOIC and TSSOP packages
Available in Commercial and Industrial grades
Description
The SL2305 is a low skew, low jitter and low power Zero
Delay Buffer (ZDB) designed to produce up to five (5) clock
outputs from one (1) reference input clock for high speed
clock distribution applications. The product has an on-chip
PLL which locks to the input clock at CLKIN and receives its
feedback internally from the CLKOUT pin.
The SL2305 is available with two (2) drive strength versions.
The -1 is the standard-drive version and -1H is the high-
drive version.
The SL2305 high-drive version operates up to 140MHz and
the standard drive version -1 operates up to 100.
The SL2305 enter into Power-Down (PD) mode if the input
at CLKIN is DC (0 to VDD). In this power-down state all five
(5) outputs are tri-stated and the PLL is turned off leading to
less than 12 A-max of power supply current draw.
Applications
Printers and MFPs
Digital Copiers
PCs and Work Stations
DTV
Routers, Switchers and Servers
Digital Embeded Systems
Benefits
Up to five (5) distribution of input clock
Standard and High-Dirive levels to control impedance
level, frequency range and EMI
Low jitter and skew
Low power dissipation
Low cost
Block Diagram
Rev 1.4, May 25, 2007
Page 1 of 11
2200 Laurelwood Road, Santa Clara, CA 95054 Tel: (408) 855-0555 Fax: (408) 855-0550 www.SpectraLinear.com