欢迎访问ic37.com |
会员登录 免费注册
发布采购

SL23EP04SC-2T 参数 Datasheet PDF下载

SL23EP04SC-2T图片预览
型号: SL23EP04SC-2T
PDF下载: 下载PDF文件 查看货源
内容描述: 低抖动和偏斜10到220兆赫零延迟缓冲器( ZDB ) [Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer(ZDB)]
分类和应用: 逻辑集成电路光电二极管驱动
文件页数/大小: 14 页 / 164 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号SL23EP04SC-2T的Datasheet PDF文件第2页浏览型号SL23EP04SC-2T的Datasheet PDF文件第3页浏览型号SL23EP04SC-2T的Datasheet PDF文件第4页浏览型号SL23EP04SC-2T的Datasheet PDF文件第5页浏览型号SL23EP04SC-2T的Datasheet PDF文件第6页浏览型号SL23EP04SC-2T的Datasheet PDF文件第7页浏览型号SL23EP04SC-2T的Datasheet PDF文件第8页浏览型号SL23EP04SC-2T的Datasheet PDF文件第9页  
Preliminary
SL23EP04
Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB)
Key Features
10 to 220 MHz operating frequency range
Low output clock skew: 60ps-typ
Low output clock Jitter:
- 35 ps-typ at 166MHz, CL=15pF and VDD=3.3V
- 45 ps-typ at 166MHz, CL=15pF and VDD=2.5V
Low part-to-part output skew: 150 ps-typ
3.3V to 2.5V power supply range
Low power dissipation:
- 12 mA-typ at 66MHz and VDD=3.3V
- 10 mA-typ at 66MHz and VDD=2.5V
One input drives 4 outputs
Multiple configurations and drive options
SpreadThru™ PLL that allows use of SSCG
Available in 8-pin SOIC package
Available in Commercial and Industrial grades
Description
The SL23EP04 is a low skew, low jitter and low power
Zero Delay Buffer (ZDB) designed to produce up to four
(4) clock outputs from one (1) reference input clock, for
high speed clock distribution applications.
The product has an on-chip PLL and a feedback pin
(FBK) which can be used to obtain feedback from any
one of the 4 output clocks. The SL23EP04 offers X/2,1X
and 2X frequency options at the output with respect to
input reference clock. Refer to the “Product Configuration
Table” for the details of these options.
The SL23EP04-1H and -2H High Drive version operates
up to 220 MHz and 200MHz at 3.3 and 2.5V power
supplies respectively. The standard versions -1 and -2
operate up to 167MHz and 135MHz at 3.3V and 2.5V
power supplies respectively with CL=15pF output load.
The SL23EP04 enter into Power Down (PD) mode if the
input at CLKIN is DC (GND to VDD). In this state all 4
output clocks are tri-stated and the PLL is turned off,
leading to 8 A-typ power supply current draw.
Applications
Printers, MFPs and Digital Copiers
PCs and Work Stations
Routers, Switchers and Servers
Datacom and Telecom
High-Speed Digital Embeded Systems
Benefits
Up to four (4) distribution of input clock
Standard and High-Drive levels to control
impedance level, frequency range and EMI
Low skew, jitter and power dissipation
Block Diagram
Rev 1.1, May 25, 2007
Page 1 of 14
2200 Laurelwood Road, Santa Clara, CA 95054 Tel: (408) 855-0555 Fax: (408) 855-0550 www.SpectraLinear.com