欢迎访问ic37.com |
会员登录 免费注册
发布采购

SL23EP08SC-1H 参数 Datasheet PDF下载

SL23EP08SC-1H图片预览
型号: SL23EP08SC-1H
PDF下载: 下载PDF文件 查看货源
内容描述: 低抖动和偏斜10到220MHz的零延迟缓冲器( ZDB ) [Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)]
分类和应用:
文件页数/大小: 18 页 / 174 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号SL23EP08SC-1H的Datasheet PDF文件第2页浏览型号SL23EP08SC-1H的Datasheet PDF文件第3页浏览型号SL23EP08SC-1H的Datasheet PDF文件第4页浏览型号SL23EP08SC-1H的Datasheet PDF文件第5页浏览型号SL23EP08SC-1H的Datasheet PDF文件第6页浏览型号SL23EP08SC-1H的Datasheet PDF文件第7页浏览型号SL23EP08SC-1H的Datasheet PDF文件第8页浏览型号SL23EP08SC-1H的Datasheet PDF文件第9页  
Preliminary
SL23EP08
Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB)
Key Features
10 to 220 MHz operating frequency range
Low output clock skew: 70ps-typ
Low output clock Jitter: 50 ps-typ
- 50 ps-typ at 166MHz, CL=15pF and VDD=3.3V
- 75 ps-typ at 166MHz, CL=15pF and VDD=2.5V
Low part-to-part output skew: 150 ps-typ
3.3V to 2.5V power supply range
Low power dissipation:
- 22 mA-typ at 66MHz and VDD=3.3V
- 20 mA-typ at 66MHz and VDD=2.5V
One input drives 8 outputs
Multiple configurations and drive options
Select mode to bypass PLL or tri-state outputs
SpreadThru™ PLL that allows use of SSCG
Available in 16-pin SOIC and TSSOP packages
Available in Commercial and Industrial grades
Description
The SL23EP08 is a low skew, low jitter and low power
Zero Delay Buffer (ZDB) designed to produce up to eight
(8) clock outputs from one (1) reference input clock, for
high speed clock distribution applications.
The product has an on-chip PLL and a feedback pin (FBK)
which can be used to obtain feedback from any one of the
output clocks. The SL23EP08 has two (2) clock driver
banks each with four (4) clock outputs. These outputs are
controlled by two (2) select input pins S1 and S2. When
only four (4) outputs are needed, bank-B output clock
buffers can be tri-stated to reduce power dissipation and
jitter. The select inputs can also be used to tri-state both
banks A and B or drive them directly from the input
bypassing the PLL and making the product behave like a
Non-Zero Delay Buffer (NZDB). The SL23EP08 offers
various X/2,1X, 2X and 4x frequency options at the output
clocks. Refer to the “Product Configuration Table” for the
details.
The SL23EP08-1H, -2H and 5H versions operates up to
220 MHz and SL23EP08-1, -2, -3 and -4 versions operate
up to 133 MHz with CL=15pF output load.
Applications
Printers, MFPs and Digital Copiers
PCs and Work Stations
Routers, Switchers and Servers
Datacom and Telecom
High-Speed Digital Embeded Systems
Benefits
Up to eight (8) distribution of input clock
Standard and High-Dirive levels to control
impedance level, frequency range and EMI
Low skew, jitter and power dissipation
Block Diagram
/2
(Divider for -3 and -4)
Low Power and
Low Jitter
CLKIN
/2
(Divider for -5H only)
PLL
MUX
FBK
CLKA1
CLKA2
CLKA3
S2
Input Selection
Decoding Logic
S1
/2
(Divider for -2, -2H and -3)
CLKA4
CLKB1
CLKB2
CLKB3
2
2
CLKB4
VDD
GND
Rev 1.4, May 28, 2007
Page 1 of 18
2200 Laurelwood Road, Santa Clara, CA 95054 Tel: (408) 855-0555 Fax: (408) 855-0550 www.SpectraLinear.com