欢迎访问ic37.com |
会员登录 免费注册
发布采购

SSEPAA5-02S 参数 Datasheet PDF下载

SSEPAA5-02S图片预览
型号: SSEPAA5-02S
PDF下载: 下载PDF文件 查看货源
内容描述: 低电容ESD保护阵列高速数据接口 [Low Capacitance ESD Protection Array For High Speed Data Interfaces]
分类和应用:
文件页数/大小: 10 页 / 512 K
品牌: SSC [ SILICON STANDARD CORP. ]
 浏览型号SSEPAA5-02S的Datasheet PDF文件第2页浏览型号SSEPAA5-02S的Datasheet PDF文件第3页浏览型号SSEPAA5-02S的Datasheet PDF文件第4页浏览型号SSEPAA5-02S的Datasheet PDF文件第5页浏览型号SSEPAA5-02S的Datasheet PDF文件第6页浏览型号SSEPAA5-02S的Datasheet PDF文件第7页浏览型号SSEPAA5-02S的Datasheet PDF文件第8页浏览型号SSEPAA5-02S的Datasheet PDF文件第9页  
SSEPAA5-02S
Low Capacitance ESD Protection Array
Features
ESD Protect for 2 high-speed I/O channels
Provide ESD protection for each channel to
IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact)
IEC 61000-4-4 (EFT) 40A (5/50ns)
IEC 61000-4-5 (Lightning) 12A (8/20μs)
For High Speed Data Interfaces
immunity requirements of IEC 61000-4-2, Level 4
(± 15kV air,
±8kV
contact discharge).
Circuit Diagram
5
5V operating voltage
Low capacitance : 2pF typical
Fast turn-on and Low clamping voltage
Array of surge rated diodes with internal
equivalent TVS diode
Small package saves board space
Solid-state silicon-avalanche and active circuit
triggering technology
3
2
4
Applications
USB2.0 Power and Data lines protection
Notebook and PC Computers
Monitors and Flat Panel Displays
IEEE 1394 Firewire Ports
Video Graphics Cards
SIM ports
Description
SSEPAA5-02S is a high performance design which
includes surge rated diode arrays to protect high
speed data interfaces. The SSEPAA5-02S has
been specifically designed to protect sensitive
components, which are connected to data and
transmission lines, from over-voltage caused by
Electrostatic Discharging (ESD), Electrical Fast
Transients (EFT), and Lightning.
SSEPAA5-02S is a unique design which includes
surge rated, low capacitance steering diodes and
a unique design of clamping cell which is an
equivalent TVS diode
in a single package. During
transient conditions, the steering diodes direct
the transient to either the power supply line or to
the ground line. The internal unique design of
clamping cell prevents over-voltage on the power
line, protecting any downstream components.
SSEPAA5-02S may be used to meet the ESD
11/08/2007 Rev.1.00
Pin Configuration
VDD
5
I/O 2
4
1
NC
2
GND
3
I/O 1
JEDEC SOT23-5L (Top View)
www.SiliconStandard.com
1