欢迎访问ic37.com |
会员登录 免费注册
发布采购

SST89E554RC-40-C-PI 参数 Datasheet PDF下载

SST89E554RC-40-C-PI图片预览
型号: SST89E554RC-40-C-PI
PDF下载: 下载PDF文件 查看货源
内容描述: FlashFlex51 MCU [FlashFlex51 MCU]
分类和应用:
文件页数/大小: 62 页 / 667 K
品牌: SST [ SILICON STORAGE TECHNOLOGY, INC ]
 浏览型号SST89E554RC-40-C-PI的Datasheet PDF文件第2页浏览型号SST89E554RC-40-C-PI的Datasheet PDF文件第3页浏览型号SST89E554RC-40-C-PI的Datasheet PDF文件第4页浏览型号SST89E554RC-40-C-PI的Datasheet PDF文件第5页浏览型号SST89E554RC-40-C-PI的Datasheet PDF文件第6页浏览型号SST89E554RC-40-C-PI的Datasheet PDF文件第7页浏览型号SST89E554RC-40-C-PI的Datasheet PDF文件第8页浏览型号SST89E554RC-40-C-PI的Datasheet PDF文件第9页  
FlashFlex51 MCU
SST89E564RD / SST89V564RD / SST89E554RC / SST89V554RC
SST89E/V564RD SST89E/VE554RC FlashFlex51 MCU
Preliminary Specifications
FEATURES:
• 8-bit 8051 Family Compatible Microcontroller
(MCU) with Embedded SuperFlash Memory
• SST89E564RD/SST89E554RC is 5V Operation
– 0 to 40 MHz Operation at 5V
• SST89V564RD/SST89V554RC is 3V Operation
– 0 to 25 MHz Operation at 3V
• Fully Software and Development Toolset
Compatible as well as Pin-For-Pin Package
Compatible with Standard 8xC5x Microcontrollers
• 1 KByte Register/Data RAM
• Dual Block SuperFlash EEPROM
– SST89E564RD/SST89V564RD: 64 KByte pri-
mary block + 8 KByte secondary block
(128-Byte sector size)
– SST89E554RC/SST89V554RC: 32 KByte pri-
mary block + 8 KByte secondary block
(128-Byte sector size)
– Individual Block Security Lock
– Concurrent Operation during In-Application
Programming (IAP)
– Block Address Re-mapping
• Support External Address Range up to 64
KByte of Program and Data Memory
• Three High-Current Drive Pins (16 mA each)
• Three 16-bit Timers/Counters
• Full-Duplex Enhanced UART
– Framing error detection
– Automatic address recognition
• Nine Interrupt Sources at 4 Priority Levels
• Watchdog Timer (WDT)
• Programmable Counter Array (PCA)
• Four 8-bit I/O Ports (32 I/O Pins)
• Second DPTR register
• Reduce EMI Mode (Inhibit ALE through AUXR SFR)
• SPI Serial Interface
• TTL- and CMOS-Compatible Logic Levels
• Brown-out Detection
• Extended Power-Saving Modes
– Idle Mode
– Power Down Mode with External Interrupt Wake-up
– Standby (Stop Clock) Mode
• PDIP-40, PLCC-44 and TQFP-44 Packages
• Temperature Ranges:
– Commercial (0°C to +70°C)
– Industrial (-40°C to +85°C)
PRODUCT DESCRIPTION
SST89E564RD, SST89V564RD, SST89E554RC, and
SST89V554RC are members of the FlashFlex51 family of 8-
bit microcontrollers. The FlashFlex51 is a family of microcon-
troller products designed and manufactured on the state-of-
the-art SuperFlash CMOS semiconductor process technol-
ogy. The device uses the same powerful instruction set and
is pin-for-pin compatible with standard 8xC5x microcontroller
devices.
The device comes with 72/40 KByte of on-chip flash
EEPROM program memory using SST’s patented and pro-
prietary CMOS SuperFlash EEPROM technology with the
SST’s field-enhancing, tunneling injector, split-gate mem-
ory cells. The SuperFlash memory is partitioned into 2
independent program memory blocks. The primary Super-
Flash Block 0 occupies 64/32 KByte of internal program
memory space and the secondary SuperFlash Block 1
occupies 8 KByte of internal program memory space. The
8-KByte secondary SuperFlash block can be mapped to
the lowest location of the 64/32 KByte address space; it
can also be hidden from the program counter and used as
an independent EEPROM-like data memory. The flash
memory blocks can be programmed via a standard 87C5x
OTP EPROM programmer fitted with a special adapter and
©2001 Silicon Storage Technology, Inc.
S71207-00-000 9/01
555
1
firmware for SST’s device. During the power-on reset, the
device can be configured as a slave to an external host for
source code storage or as a master to an external host for
In-Application Programming (IAP) operation. The device is
designed to be programmed “In-System” and “In-Applica-
tion” on the printed circuit board for maximum flexibility. The
device is pre-programmed with an example of bootstrap
loader in the memory, demonstrating the initial user pro-
gram code loading or subsequent user code updating via
the “IAP” operation. An example of bootstrap loader is for
the user’s reference and convenience only. SST does not
guarantee the functionality or the usefulness of the sample
bootstrap loader. Chip-Erase or Block-Erase operations will
erase the pre-programmed sample code.
In addition to 72/40 KByte of SuperFlash EEPROM pro-
gram memory on-chip, the device can address up to 64
KByte of external program memory. In addition to 1024 x 8
bits of on-chip RAM, up to 64 KByte of external RAM can
be addressed.
SST’s highly reliable, patented SuperFlash technology and
memory cell architecture have a number of important
advantages for designing and manufacturing flash
EEPROMs. These advantages translate into significant
cost and reliability benefits for our customers.
The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc.
FlashFlex, In-Application Programming, IAP, and SoftLock are trademarks of Silicon Storage Technology, Inc.
These specifications are subject to change without notice.