M74HC595
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION
PIN N°
1, 2, 3, 4, 5,
6, 7, 15
9
10
11
13
14
12
8
16
SYMBOL
QA to QH
QH’
SCLR
SCK
G
SI
RCK
GND
V
CC
NAME AND FUNCTION
Data Outputs
Serial Data Outputs
Shift Register Clear Input
Shift Register Clock Input
Output Enable Input
Serial Data Input
Storage Register Clock
Input
Ground (0V)
Positive Supply Voltage
TRUTH TABLE
INPUTS
OUTPUTS
SI
X
X
X
L
SCK
X
X
X
SCLR
X
X
L
H
RCK
X
X
X
X
G
H
L
X
X
QA THRU QH OUTPUTS DISABLE
QA THRU QH OUTPUTS ENABLE
SHIFT REGISTER IS CLEARED
FIRST STAGE OF S.R. BECOMES "L" OTHER
STAGES STORE THE DATA OF PREVIOUS
STAGE, RESPECTIVELY
FIRST STAGE OF S.R. BECOMES "H" OTHER
STAGES STORE THE DATA OF PREVIOUS
STAGE, RESPECTIVELY
STATE OF S.R. IS NOT CHANGED
S.R. DATA IS STORED INTO STORAGE
REGISTER
STORAGE REGISTER STATE IS NOT CHANGED
H
X
X
X
X: Don’t Care
H
H
X
X
X
X
X
X
X
X
X
X
LOGIC DIAGRAM
This logic diagram has not be used to estimate propagation delays
2/16