S24042/S24043
PIN CONFIGURATIONS
RESET #- RESET#
is an active low open drain output.
It is driven low whenever V
CC
is below V
TRIP
.
It
is also
an input and can be used to debounce a switch input or
perform signal conditioning. The pin has an internal pull-
up and should be left unconnected if the signal is not used
in the system. However, when the pin is tied to a system
RESET# line an external pull-up resistor should be
employed.
RESET
- RESET is an active high open drain output. It is
driven high whenever V
CC
is below V
TRIP
. RESET is also
an input and can be used to debounce a switch input or
perform signal conditioning. The RESET pin does have
an internal pull-down and should be left unconnected if
the signal is not used in the system. However, when the
pin is tied to a system reset line an external pull-down
resistor should be employed.
NC
1
RESET#
2
NC
3
V
SS
4
S24042
8
V
CC
7
RESET
6
SCL
5
SDA
NC
1
S24043
RESET#
2
NC
3
V
SS
4
8
V
CC
7
NC
6
SCL
5
SDA
2011 PCon 2.0
ENDURANCE AND DATA RETENTION
The S24042/43 is designed for applications requiring
100,000 erase/write cycles and unlimited read cycles. It
provides 100 years of secure data retention, with or
without power applied, after the execution of 100,000
erase/write cycles.
APPLICATIONS
Reset Controller Description
The S24042/43 provides a precision RESET controller
that ensures correct system operation during brown-out
and power-up/-down conditions. It is configured with two
open drain RESET outputs; pin 7 is an active high output
and pin 2 is an active low output.
During power-up, the RESET outputs remain active until
V
CC
reaches the V
TRIP
threshold and will continue driving
the outputs for approximately 200ms after reaching
V
TRIP
. The RESET outputs will be valid so long as V
CC
is
> 1.0V. During power-down, the RESET outputs will
begin driving active when V
CC
falls below V
TRIP
.
The RESET pins are I/Os; therefore, the S24042/43 can
act as a signal conditioning circuit for an externally
applied reset. The inputs are edge triggered; that is, the
RESET input will initiate a reset timeout after detecting a
low to high transition and the RESET# input will initiate a
reset timeout after detecting a high to low transition. Refer
to the applications Information section for more details on
device operation as a reset conditioning circuit.
PIN NAMES
SDA
SCL
RESET &
RESET#
V
SS
V
CC
NC
PIN DESCRIPTIONS
Serial Clock (SCL)
- The SCL input is used to clock data
into and out of the device. In the WRITE mode, data must
remain stable while SCL is HIGH. In the READ mode, data
is clocked out on the falling edge of SCL.
Serial Data (SDA)
- The SDA pin is a bidirectional pin
used to transfer data into and out of the device. Data may
change only when SCL is LOW, except START and STOP
conditions. It is an open-drain output and may be wire-
ORed with any number of open-drain or open-collector
outputs.
No Connects (NC)
the no connect pins may be left
floating or tied to ground. They cannot be tied high.
Serial Data I/O
Serial Clock Input
Reset Output
Ground
Supply Voltage
No Connect
2011 2.1 8/2/00
SUMMIT MICROELECTRONICS, Inc.
2
SUMMIT [ SUMMIT MICROELECTRONICS, INC. ]
