欢迎访问ic37.com |
会员登录 免费注册
发布采购

SMS2902 参数 Datasheet PDF下载

SMS2902图片预览
型号: SMS2902
PDF下载: 下载PDF文件 查看货源
内容描述: 电压监控电路,看门狗定时器 [Voltage Supervisory Circuit With Watchdog Timer]
分类和应用: 监控
文件页数/大小: 14 页 / 157 K
品牌: SUMMIT [ SUMMIT MICROELECTRONICS, INC. ]
 浏览型号SMS2902的Datasheet PDF文件第5页浏览型号SMS2902的Datasheet PDF文件第6页浏览型号SMS2902的Datasheet PDF文件第7页浏览型号SMS2902的Datasheet PDF文件第8页浏览型号SMS2902的Datasheet PDF文件第10页浏览型号SMS2902的Datasheet PDF文件第11页浏览型号SMS2902的Datasheet PDF文件第12页浏览型号SMS2902的Datasheet PDF文件第13页  
SMS2902/SMS2904/SMS2916
Acknowledge Polling
When the SMS29xx is performing an internal WRITE
operation, it will ignore any new START conditions. Since
the device will only return an acknowledge after it accepts
the START, the part can be continuously queried until an
acknowledge is issued, indicating that the internal WRITE
cycle is complete.
To poll the device, give it a START condition, followed by
a slave address for a WRITE operation (See Figure 8).
Internal WRITE Cycle
In Progress;
Begin ACK Polling
READ OPERATIONS
Read operations are initiated with the R/W bit of the
identification field set to “1.” There are four different read
options:
1.
2.
3.
4.
Current Address Byte Read
Random Address Byte Read
Current Address Sequential Read
Random Address Sequential Read
Issue Start
Issue Slave
Address and
R/W = 0
Issue Stop
Current Address Byte Read
The SMS29xx contains an internal address counter which
maintains the address of the last word accessed,
incremented by one. If the last address accessed (either
a read or write) was to address location n, the next read
operation would access data from address location n+1
and increment the current address pointer. When the
SMS29xx receives the slave address field with the R/W bit
set to “1,” it issues an acknowledge and transmits the 8-
bit word stored at address location n+1.
The current address byte read operation only accesses a
single byte of data. The master does not acknowledge the
transfer, but does generate a stop condition. At this point,
the SMS29xx discontinues data transmission. See Figure
9 for the address acknowledge and data transfer se-
quence.
ACK
Returned?
No
Yes (Internal WRITE Cycle is completed)
Next
operation a
WRITE?
Yes
Issue Byte
Address
Issue Stop
No
Proceed with
WRITE
Await Next
Command
2028 ILL10.0
FIGURE 8. ACKNOWLEDGE POLLING
SDA Bus Activity
1
X X X R
W
A
C
K
Data Byte
1 0 1 0
S
Device
T
Type
A
Address
R
T
1
D D D D D D D D
7 6 5 4 3 2 1 0
1
S
T
O
P
Read/Write
1= Read
Slave Address
Master sends Read
request to Slave
Lack of ACK (low)
from Master
determines last
data byte to be read
Slave sends
Data to Master
Slave Transmitter
to
Master Receiver
Master Transmitter
to
Slave Receiver
Shading Denotes
SMS29xx
SDA Output Active
2028 ILL11.1
FIGURE 9. CURRENT ADDRESS BYTE READ MODE
2028 5.1 8/2/00
9