欢迎访问ic37.com |
会员登录 免费注册
发布采购

HV57009PG-G 参数 Datasheet PDF下载

HV57009PG-G图片预览
型号: HV57009PG-G
PDF下载: 下载PDF文件 查看货源
内容描述: 64通道串行到并行转换器采用P沟道开漏输出可控制输出电流 [64-Channel Serial to Parallel Converter with P-Channel Open Drain Controllable Output Current]
分类和应用: 转换器
文件页数/大小: 8 页 / 802 K
品牌: SUPERTEX [ Supertex, Inc ]
 浏览型号HV57009PG-G的Datasheet PDF文件第2页浏览型号HV57009PG-G的Datasheet PDF文件第3页浏览型号HV57009PG-G的Datasheet PDF文件第4页浏览型号HV57009PG-G的Datasheet PDF文件第5页浏览型号HV57009PG-G的Datasheet PDF文件第6页浏览型号HV57009PG-G的Datasheet PDF文件第7页浏览型号HV57009PG-G的Datasheet PDF文件第8页  
HV57009
64-Channel Serial to Parallel Converter
with P-Channel Open Drain Controllable Output Current
Features
HVCMOS
®
technology
5.0V CMOS Logic
Output voltage up to -85V
Output current source control
16MHz equivalent data rate
Latched data outputs
Foreward and reverse shifting options (DIR pin)
Diode to VDD allows efficient power recovery
General Description
The HV570 is a low-voltage serial to high-voltage parallel
converter with P-channel open drain outputs. This device
has been designed for use as a driver for plasma panels.
The device has two parallel 32-bit shift registers, permitting
data rates twice the speed of one (they are clocked together).
There are also 64 latches and control logic to perform the
blanking of the outputs. HV
OUT
1 is connected to the first stage
of the first shift register through the blanking logic. Data is
shifted through the shift registers on the logic low to high
transition of the clock. The DIR pin causes CCW shifting
when connected to V
SS
, and CW shifting when connected to
V
DD
. A data output buffer is provided for cascading devices.
This output reflects the current status of the last bit of the
shift register (HV
OUT
64). Operation of the shift register is
not affected by the LE (latch enable), or the BL (blanking)
inputs. Transfer of data from the shift registers to latches
occurs when the LE input is high. The data in the latches is
stored when LE is low.
The HV570 has 64 channels of output constant current
sourcing capability. They are adjustable from 0.1 to 2.0mA
through one external resistor or a current source.
Functional Block Diagram
DI/O2A
DI/O1A
LE
BL
DD
I/O
DIR
CLK
Latch
SR1
Latch
HVOUT1
HVOUT2
HVOUT3
HVOUT32
HVOUT33
HVOUT34
HVOUT35
HVOUT64
Latch
SR2
Latch
I/O
DI/O2B
DI/O1B
Programmable
Current
VSS
VBP +IN
-IN
Note:
Each SR (shift register) provides 32 outputs. SR1 supplies outputs 1 to 32 and SR2 supplies outputs 33 to 64.