欢迎访问ic37.com |
会员登录 免费注册
发布采购

HV57708PG-G 参数 Datasheet PDF下载

HV57708PG-G图片预览
型号: HV57708PG-G
PDF下载: 下载PDF文件 查看货源
内容描述: 32MHz的64通道串行到并行转换器,具有推挽输出 [32MHz, 64-Channel Serial to Parallel Converter with Push-Pull Outputs]
分类和应用: 转换器
文件页数/大小: 7 页 / 670 K
品牌: SUPERTEX [ Supertex, Inc ]
 浏览型号HV57708PG-G的Datasheet PDF文件第2页浏览型号HV57708PG-G的Datasheet PDF文件第3页浏览型号HV57708PG-G的Datasheet PDF文件第4页浏览型号HV57708PG-G的Datasheet PDF文件第5页浏览型号HV57708PG-G的Datasheet PDF文件第6页浏览型号HV57708PG-G的Datasheet PDF文件第7页  
HV57708
32MHz, 64-Channel Serial to Parallel Converter
with Push-Pull Outputs
Features
HVCMOS
®
technology
5.0V CMS Logic
Output voltage up to +80V
Low power level shifting
32MHz equivalent data rate
Latched data outputs
Foreward and reverse shifting options (DIR pin)
Diode to V
PP
allows efficient power recovery
Outputs may be hot switched
General Description
The device has 4 parallel 16-bit registers, permitting data
rates 4x the speed of one (they are clocked together). There
are also 64 latches and control logic to perform the polarity
select and blanking of the outputs. HVOUT1 is connected
to the first stage of the first shift register through the polarity
and blanking logic. Data is shifted through the shift registers
on the logic low to high transition of the clock. The DIR pin
causes CCW shifting when connected to GND, and CW
shifting when connected to VDD. A data output buffer is
provided for cascading devices. This output reflects the
current status of the last bit of the shift register (HVOUT64).
Operation of the shift register is not affected by the LE (latch
enable), BL (blanking), or the POL (polarity) inputs. Transfer
of data from the shift registers to the latches occurs when
the LE input is high. The data in the latches is stored when
the LE is low.
General Description
The HV57708 is a low voltage serial to high voltage
parallel converter with push-pull outputs. The device has
been designed for use as a driver for EL displays. It can
also be used in any application requiring multiple output
high voltage current sourcing and sinking capability such
as driving plasma panels, vacuum fluorescent displays, or
large matrix LCD displays.
Functional Block Diagram
DO 1 DO 2
D I4 D I3
DO 3 D O4
D I2 D I1
V DD
LE
BL
POL
V PP
DIR
SR1
HVOUT 1
5
9
HVOUT61
SR2
HVOUT 2
6
10
HVOUT62
CLK
HVOUT 3
7
11
HVOUT63
SR3
SR4
HVOUT 4
8
12
HVOUT64
Note:
Each SR (shift register) provides 16 outputs. SR1 supplies every fourth output starting with 1; SR2 supplies every fourth output with 2, etc.
D O4 D O3
DI 1 DI 2
D O2
DI 3
D O1
DI 4
GND