欢迎访问ic37.com |
会员登录 免费注册
发布采购

HV57908PG-G 参数 Datasheet PDF下载

HV57908PG-G图片预览
型号: HV57908PG-G
PDF下载: 下载PDF文件 查看货源
内容描述: 为8MHz , 64通道串行到并行转换器,推挽输出 [8MHz, 64-Channel Serial to Parallel Converter with Push-Pull Outputs]
分类和应用: 转换器
文件页数/大小: 7 页 / 652 K
品牌: SUPERTEX [ Supertex, Inc ]
 浏览型号HV57908PG-G的Datasheet PDF文件第2页浏览型号HV57908PG-G的Datasheet PDF文件第3页浏览型号HV57908PG-G的Datasheet PDF文件第4页浏览型号HV57908PG-G的Datasheet PDF文件第5页浏览型号HV57908PG-G的Datasheet PDF文件第6页浏览型号HV57908PG-G的Datasheet PDF文件第7页  
HV57908
8MHz, 64-Channel Serial to Parallel Converter
with Push-Pull Outputs
Features
HVCMOS
®
technology
5V CMS Logic
Output voltage up to +80V
Low power level shifting
8MHz data rate
Latched data outputs
Forward and reverse shifting options (DIR pin)
Diode to V
PP
allows efficient power recovery
Outputs may be hot switched
General Description
The HV57908 is a low voltage serial to high voltage
parallel converter with push-pull outputs. The device has
been designed for use as a driver for EL displays. It can
also be used in any application requiring multiple output
high voltage current sourcing and sinking capability such
as driving plasma panels, vacuum fluorescent displays, or
large matrix LCD displays.
The device consists of a 64-bit shift register, 64 latches and
control logic to perform the polarity select and blanking of
the outputs. HVOUT1 is connected to the first stage of the
first shift register through the polarity and blanking logic.
Data is shifted through the shift registers on the logic low
to high transition of the clock. The DIR pin causes CCW
shifting when connected to GND, and CW shifting when
connected to VDD. A data output buffer is provided for
cascading devices. This output reflects the current status
of the last bit of the shift register (HVOUT64). Operation
of the shift register is not affected by the LE (latch enable),
BL (blanking), or the POL (polarity) inputs. Transfer of data
from the shift registers to the latches occurs when the LE
input is high. The data in the latches is stored when the LE
is low.
Functional Block Diagram
POL
BL
LE
VPP
DIOA
HVOUT1
Clock
HVOUT2
60 Additional
Outputs
HVOUT63
DIR
64-bit
Static Shift
Register
64 Latches
HVOUT64
DIOB