欢迎访问ic37.com |
会员登录 免费注册
发布采购

HV6506PJ 参数 Datasheet PDF下载

HV6506PJ图片预览
型号: HV6506PJ
PDF下载: 下载PDF文件 查看货源
内容描述: 具有独立的背板输出32通道LCD驱动器 [32-Channel LCD Driver with Separate Backplane Output]
分类和应用: 驱动器
文件页数/大小: 5 页 / 73 K
品牌: SUPERTEX [ Supertex, Inc ]
 浏览型号HV6506PJ的Datasheet PDF文件第2页浏览型号HV6506PJ的Datasheet PDF文件第3页浏览型号HV6506PJ的Datasheet PDF文件第4页浏览型号HV6506PJ的Datasheet PDF文件第5页  
HV6506
32-Channel LCD Driver
with Separate Backplane Output
Ordering Information
Package Options
Device
HV6506
44-J Lead Quad
Plastic Chip Carrier
HV6506PJ
44 Lead Quad
Plastic Gullwing
HV6506PG
Dice
in waffle pack
HV6506X
Features
Processed with HVCMOS
®
technology
32 push-pull CMOS output up to 60V
Low power level shifting
Source/sink current minimum 5mA
Shift register speed 5MHz
Latched data outputs
Bidirectional shift register (DIR)
Backplane output
General Description
The HV65 is a low-voltage serial to high-voltage parallel converter
with push-pull outputs. This device has been designed for use as
a driver circuit for LCD displays. It can also be used in any
application requiring multiple output high-voltage current sourc-
ing and sinking capabilities. The inputs are fully CMOS compat-
ible.
The device consists of a 32-bit shift register, 32 latches, and
control logic to perform the polarity select of the outputs. HVout1
is connected to the first stage of the shift register through the
polarity logic. Data is shifted through the shift register on the logic
low to high transition of the clock. A DIR pin causes data shifting
counterclockwise when grounded and clockwise when connected
to V
DD
. A data output buffer is provided for cascading devices.
This output reflects the current status of the last bit of the shift
register. Operation of the shift register is not affected by the LE
(latch enable) or the POL (polarity) inputs. Transfer of data from
the shift register to the latch occurs when the LE (latch enable)
input is high. The data in the latch is stored after LE transition from
high to low.
Absolute Maximum Ratings
1
Supply voltage, V
DD2
Output voltage, V
PP2
Logic input levels
2
Ground current
3
Continuous total power dissipation
4
Operating temperature range
Storage temperature range
Lead temperature 1.6mm (1/16 inch)
from case for 10 seconds
-0.5V to +7.0V
-0.5V to +80V
-0.5V to V
DD
+ 0.5V
1.5A
1200mW
-40°C to +85°C
-65°C to +125°C
260°C
Notes:
1. Device will survive (but operation may not be specified or guaranteed) at
these extremes.
2. All voltages are referenced to V
SS
.
3. Duty cycle is limited by the total power dissipated in the package.
4. For operation above 25°C ambient derate linearly to 85°C at 20mW/°C.
12-132