欢迎访问ic37.com |
会员登录 免费注册
发布采购

MD1210K6 参数 Datasheet PDF下载

MD1210K6图片预览
型号: MD1210K6
PDF下载: 下载PDF文件 查看货源
内容描述: 高速双MOSFET驱动器 [HIGH SPEED DUAL MOSFET DRIVER]
分类和应用: 驱动器
文件页数/大小: 5 页 / 178 K
品牌: SUPERTEX [ Supertex, Inc ]
 浏览型号MD1210K6的Datasheet PDF文件第2页浏览型号MD1210K6的Datasheet PDF文件第3页浏览型号MD1210K6的Datasheet PDF文件第4页浏览型号MD1210K6的Datasheet PDF文件第5页  
MD1210
Initial Release
High Speed, Dual MOSFET Driver
Features
6.0ns rise and fall time with 1000pF load
2.0A peak output source/sink current
1.2V to 5V input CMOS compatible
4.5V to 13V total supply voltage
Smart Logic threshold
Low jitter design
Dual matched channels
Outputs can swing below ground
Low inductance package
Thermally-enhanced package
General Description
The Supertex MD1210 is a high speed, dual MOSFET driver. It is
designed to drive high voltage N- and P-channel MOSFET
transistors for medical ultrasound applications and other
application requiring a high output current for a capacitive load.
The high-speed input stage of the MD1210 can operate from 1.2
to 5.0 volt logic interface with an optimum operating input signal
range of 1.8 to 3.3 volts. An adaptive threshold circuit is used to
set the level translator switch threshold to the average of the input
logic 0 and logic 1 levels. The input logic levels may be ground
referenced, even though the driver is putting out bipolar signals.
The level translator uses a proprietary circuit, which provides DC
coupling together with high-speed operation.
The output stage of the MD1210 has separate power connections
enabling the output signal L and H levels to be chosen
independently from the supply voltages used for the majority of
the circuit. As an example, the input logic levels may be 0 and 1.8
volts, the control logic may be powered by +5.0 and –5.0 volts,
and the output L and H levels may be varied anywhere over the
range of –5.0 to +5.0 volts. The output stage is capable of peak
currents of up to ±2.0 amps, depending on the supply voltages
used and load capacitance present.
The OE pin serves a dual purpose. First, its logic H level is used
to compute the threshold voltage level for the channel input level
translators. Secondly, when OE is low, the outputs are disabled,
with the A output high and the B output low. This assists in
properly pre-charging the AC coupling capacitors that may be
used in series in the gate drive circuit of an external PMOS and
NMOS transistor pair.
Applications
Medical ultrasound imaging
Piezoelectric transducer drivers
Nondestructive evaluation
PIN diode driver
Clock driver/buffer
High speed level translator
Typical Application Circuit
NR013105
1
PR120104