欢迎访问ic37.com |
会员登录 免费注册
发布采购

MD1811 参数 Datasheet PDF下载

MD1811图片预览
型号: MD1811
PDF下载: 下载PDF文件 查看货源
内容描述: 高速四通道MOSFET驱动器 [HIGH SPEED QUAD MOSFET DRIVER]
分类和应用: 驱动器
文件页数/大小: 6 页 / 459 K
品牌: SUPERTEX [ Supertex, Inc ]
 浏览型号MD1811的Datasheet PDF文件第2页浏览型号MD1811的Datasheet PDF文件第3页浏览型号MD1811的Datasheet PDF文件第4页浏览型号MD1811的Datasheet PDF文件第5页浏览型号MD1811的Datasheet PDF文件第6页  
MD1811
Initial Release
High Speed Quad MOSFET Driver
Features
6ns rise and fall time
2 A peak output source/sink current
1.2V to 5V input CMOS compatible
5V to 12V total supply voltage
Smart Logic threshold
Low jitter design
Quad matched channels
Drives two N and two P Channel MOSFETs
Outputs can swing below ground
Low inductance quad flat no-lead package
General Description
The Supertex MD1811 is a high speed, quad MOSFET driver designed to
drive high voltage P/N-channel MOSFETs for medical ultrasound applications
and other applications requiring a high output current for a capacitive load.
The high-speed input stage of the MD1811 can operate from a 1.2 to 5.0
volt logic interface with an optimum operating input signal range of 1.8 to 3.3
volts. An adaptive threshold circuit is used to set the level translator switch
threshold to the average of the input logic 0 and logic 1 levels. The input
logic levels may be ground referenced, even though the driver is putting
out bipolar signals. The level translator uses a proprietary circuit, which
provides DC coupling together with high-speed operation.
The output stage of the MD1811 has separate power connections enabling
the output signal L and H levels to be chosen independently from the supply
voltages used for the majority of the circuit. As an example, the input logic
levels may be 0 and 1.8 volts, the control logic may be powered by +5 and
–5 volts, and the output L and H levels may be varied anywhere over the
range of –5 to +5 volts. The output stage is capable of peak currents of up
to ±2 amps, depending on the supply voltages used and load capacitance
present. The OE pin serves a dual purpose. First, its logic H level is used
to compute the threshold voltage level for the channel input level translators.
Secondly, when OE is low, the outputs are disabled, with the A & C output
high and the B & D output low. This assists in properly pre-charging the AC
coupling capacitors that may be used in series in the gate drive circuit of an
external PMOS and NMOS transistor pair.
High-performance thermally-enhanced
Applications
Medical ultrasound imaging
Piezoelectric transducer drivers
Nondestructive evaluation
PIN diode driver
Clock driver/buffer
High speed level translator
Typical Application Circuit
+100V
+10V
0.22 F
+10V
1 F
0.47 F
V
DD
V
H
OUTA
10nF
INB
OUTB
Supertex
TC6320
-100V
1 F
INC
OUTC
+100V
1 F
IND
GND
V
SS
OUTD
V
L
10nF
10nF
ENAB
+PLS1
#1
3.3V CMOS
Logic Inputs
-PLS1
OE
INA
To Piezoelectric
Transducer #1
+PLS2
#2
-PLS2
To Piezoelectric
Transducer #2
Supertex MD1811
10nF
-100V
Supertex
TC6320
1 F
NR090105
1