Technical Specification
Input:
Output:
Current:
Package:
18-36 V
50 V
10 A
(500 W)
Half-brick
Figure 7:
Output voltage response to step-change in load current
(50%-75%-50% of Iout(max); dI/dt = 0.1 A/µs; 1 ms/div). Load cap:
1 uF ceramic and 330 µF, 15 mW ESR electrolytic capacitors. Top trace:
Vout (1 V/div). Bottom trace: Iout (5 A/div).
Figure 11
3.3
µ
H
Figure 8:
Output voltage response to step-change in load current
(50%-75%-50% of Iout(max): dI/dt = 5 A/µs; 2 ms/div). Load cap:
330 µF, 15 mW ESR electrolytic capacitor. Top trace: Vout (1.0 V/div).
Bottom trace: Iout 10 A/div).
source
impedance
Figure 10
Figure 12
i
S
V
SOURCE
i
C
DC-DC
Converter
1
µ
F
V
OUT
100 µF,
470 µF,
0.2
W
ESR
electrolytic
capacitor
ceramic
10 mW ESR
capacitor electrolytic
capacitor
Figure 9:
Test set-up diagram showing measurement points for Input
Terminal Ripple Current (Figure 10), Input Reflected Ripple Current
(Figure 11) and Output Voltage Ripple (Figure 12).
Figure 10:
Input Terminal Ripple Current, ic, at full rated output cur-
rent and nominal input voltage with 3.3 µH source impedance and
470 µF electrolytic capacitor (200 mA/div; 2 µs/div). See Figure 9.
Figure 11:
Input reflected ripple current, is, through a 3.3 µH source
inductor, using a 470 µF input capacitor, at nominal input voltage and
rated load current (10 mA/div; 2 µs/div). See Figure 9.
Product # IQ24500HZx10
Phone 1-888-567-9596
Figure 12:
Output voltage ripple at nominal input voltage and rated load
current (50 mV/div; 2 µs/div). Load capacitance: 1 µF ceramic capaci-
tor and 100 µF electrolytic capacitor. Bandwidth: 20 MHz. See Figure 9.
Doc.# 005-HZC2450 Rev. D
06/16/09
Page 6
www.synqor.com
SYNQOR [ SYNQOR WORLDWIDE HEADQUARTERS ]
