欢迎访问ic37.com |
会员登录 免费注册
发布采购

MQFL-28E-7R5S 参数 Datasheet PDF下载

MQFL-28E-7R5S图片预览
型号: MQFL-28E-7R5S
PDF下载: 下载PDF文件 查看货源
内容描述: 高可靠性DC-DC转换器 [HIGH RELIABILITY DC-DC CONVERTER]
分类和应用: 转换器DC-DC转换器
文件页数/大小: 17 页 / 1259 K
品牌: SYNQOR [ SYNQOR WORLDWIDE HEADQUARTERS ]
 浏览型号MQFL-28E-7R5S的Datasheet PDF文件第5页浏览型号MQFL-28E-7R5S的Datasheet PDF文件第6页浏览型号MQFL-28E-7R5S的Datasheet PDF文件第7页浏览型号MQFL-28E-7R5S的Datasheet PDF文件第8页浏览型号MQFL-28E-7R5S的Datasheet PDF文件第10页浏览型号MQFL-28E-7R5S的Datasheet PDF文件第11页浏览型号MQFL-28E-7R5S的Datasheet PDF文件第12页浏览型号MQFL-28E-7R5S的Datasheet PDF文件第13页  
MQFL-28E-7R5S
Output:
7.5V
Current:
16A
Technical Specification
BASIC OPERATION AND FEATURES
The MQFL DC/DC converter uses a two-stage power conversion
topology. The first, or regulation, stage is a buck-converter that
keeps the output voltage constant over variations in line, load,
and temperature. The second, or isolation, stage uses transform-
ers to provide the functions of input/output isolation and voltage
transformation to achieve the output voltage required.
Both the regulation and the isolation stages switch at a fixed
frequency for predictable EMI performance. The isolation stage
switches at one half the frequency of the regulation stage, but due
to the push-pull nature of this stage it creates a ripple at double its
switching frequency. As a result, both the input and the output of
the converter have a fundamental ripple frequency of about 550
kHz in the free-running mode.
CONTROL FEATURES
ENABLE:
The MQFL converter has two enable pins. Both must
have a logic high level for the converter to be enabled. A logic
low on either pin will inhibit the converter.
The ENA1 pin (pin 4) is referenced with respect to the converter’s
input return (pin 2). The ENA2 pin (pin 12) is referenced with
respect to the converter’s output return (pin 8). This permits the
converter to be inhibited from either the input or the output side.
Regardless of which pin is used to inhibit the converter, the regu-
lation and the isolation stages are turned off. However, when
the converter is inhibited through the ENA1 pin, the bias supply
is also turned off, whereas this supply remains on when the con-
verter is inhibited through the ENA2 pin. A higher input standby
current therefore results in the latter case.
Both enable pins are internally pulled high so that an open con-
nection on both pins will enable the converter. Figure A shows
the equivalent circuit looking into either enable pins. It is TTL
compatible.
SHUT DOWN:
The MQFL converter will shut down in response
to only four conditions: ENA1 input low, ENA2 input low, VIN
input below under-voltage lockout threshold, or VIN input above
over-voltage shutdown threshold. Following a shutdown event,
5.6V
ad
pu
va
bl
ic n
at ce
io d
n
Rectification of the isolation stage’s output is accomplished with
synchronous rectifiers. These devices, which are MOSFETs with a
very low resistance, dissipate far less energy than would Schottky
diodes. This is the primary reason why the MQFL converters have
such high efficiency, particularly at low output voltages.
Besides improving efficiency, the synchronous rectifiers permit
operation down to zero load current. There is no longer a need
for a minimum load, as is typical for converters that use diodes for
rectification. The synchronous rectifiers actually permit a nega-
tive load current to flow back into the converter’s output terminals
if the load is a source of short or long term energy. The MQFL
converters employ a “back-drive current limit” to keep this nega-
tive output terminal current small.
There is a control circuit on both the input and output sides of the
MQFL converter that determines the conduction state of the power
switches. These circuits communicate with each other across the
isolation barrier through a magnetically coupled device. No
opto-isolators are used.
A separate bias supply provides power to both the input and out-
put control circuits. Among other things, this bias supply permits
the converter to operate indefinitely into a short circuit and to
avoid a hiccup mode, even under a tough start-up condition.
82K
1N4148
PIN 4
(or PIN 12)
ENABLE
250K
TO ENABLE
CIRCUITRY
2N3904
125K
PIN 2
(or PIN 8)
IN RTN
An input under-voltage lockout feature with hysteresis is provided,
as well as an input over-voltage shutdown. There is also an
output current limit that is nearly constant as the load impedance
decreases to a short circuit (i.e., there is not fold-back or fold-
forward characteristic to the output current under this condition).
When a load fault is removed, the output voltage rises exponen-
tially to its nominal value without an overshoot.
The MQFL converter’s control circuit does not implement an output
over-voltage limit or an over-temperature shutdown.
The following sections describe the use and operation of addi-
tional control features provided by the MQFL converter.
Phone 1-888-567-9596
Figure A:
Equivalent circuit looking into either the ENA1 or ENA2
pins with respect to its corresponding return pin.
there is a startup inhibit delay which will prevent the converter
from restarting for approximately 300ms. After the 300ms delay
elapses, if the enable inputs are high and the input voltage is
within the operating range, the converter will restart. If the VIN
input is brought down to nearly 0V and back into the operating
range, there is no startup inhibit, and the output voltage will rise
according to the “Turn-On Delay, Rising Vin” specification.
Product # MQFL-28E-7R5S
www.synqor.com
Doc.# 005-0005157 Rev. 1
04/30/09
Page 9